CN100345124C - 利用共享专用高速缓存减少高速缓存失误率的方法和系统 - Google Patents
利用共享专用高速缓存减少高速缓存失误率的方法和系统 Download PDFInfo
- Publication number
- CN100345124C CN100345124C CNB2004100826893A CN200410082689A CN100345124C CN 100345124 C CN100345124 C CN 100345124C CN B2004100826893 A CNB2004100826893 A CN B2004100826893A CN 200410082689 A CN200410082689 A CN 200410082689A CN 100345124 C CN100345124 C CN 100345124C
- Authority
- CN
- China
- Prior art keywords
- cache
- processor
- fault rate
- speed cache
- request
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/12—Replacement control
- G06F12/121—Replacement control using replacement algorithms
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/60—Details of cache memory
- G06F2212/6042—Allocation of cache space to multiple users or processors
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Abstract
Description
Claims (32)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/670,715 | 2003-09-25 | ||
US10/670,715 US20050071564A1 (en) | 2003-09-25 | 2003-09-25 | Reduction of cache miss rates using shared private caches |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1601489A CN1601489A (zh) | 2005-03-30 |
CN100345124C true CN100345124C (zh) | 2007-10-24 |
Family
ID=34375988
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2004100826893A Expired - Fee Related CN100345124C (zh) | 2003-09-25 | 2004-09-27 | 利用共享专用高速缓存减少高速缓存失误率的方法和系统 |
Country Status (2)
Country | Link |
---|---|
US (1) | US20050071564A1 (zh) |
CN (1) | CN100345124C (zh) |
Families Citing this family (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4327669B2 (ja) * | 2004-06-29 | 2009-09-09 | 徳元 王 | キャッシュ装置及び方法 |
US7373480B2 (en) * | 2004-11-18 | 2008-05-13 | Sun Microsystems, Inc. | Apparatus and method for determining stack distance of running software for estimating cache miss rates based upon contents of a hash table |
US7366871B2 (en) | 2004-11-18 | 2008-04-29 | Sun Microsystems, Inc. | Apparatus and method for determining stack distance including spatial locality of running software for estimating cache miss rates based upon contents of a hash table |
US7818747B1 (en) * | 2005-11-03 | 2010-10-19 | Oracle America, Inc. | Cache-aware scheduling for a chip multithreading processor |
US20070283095A1 (en) * | 2006-06-06 | 2007-12-06 | Alcor Micro, Corp. | Method to access storage device through universal serial bus |
US20080263279A1 (en) * | 2006-12-01 | 2008-10-23 | Srinivasan Ramani | Design structure for extending local caches in a multiprocessor system |
CN101295274B (zh) * | 2007-04-29 | 2011-03-23 | 国际商业机器公司 | 用于降低共享存储器的数据讹误的方法和设备 |
CN101135994B (zh) * | 2007-09-07 | 2010-06-23 | 杭州华三通信技术有限公司 | 一种划分缓存空间的方法和装置以及缓存控制器 |
US7844779B2 (en) * | 2007-12-13 | 2010-11-30 | International Business Machines Corporation | Method and system for intelligent and dynamic cache replacement management based on efficient use of cache for individual processor core |
US20090165004A1 (en) * | 2007-12-21 | 2009-06-25 | Jaideep Moses | Resource-aware application scheduling |
US7457920B1 (en) * | 2008-01-26 | 2008-11-25 | International Business Machines Corporation | Method and system for cache eviction |
JP2009181484A (ja) * | 2008-01-31 | 2009-08-13 | Panasonic Corp | 計算機システムとその制御方法 |
US7890700B2 (en) * | 2008-03-19 | 2011-02-15 | International Business Machines Corporation | Method, system, and computer program product for cross-invalidation handling in a multi-level private cache |
US8285950B2 (en) | 2010-06-03 | 2012-10-09 | International Business Machines Corporation | SMT/ECO mode based on cache miss rate |
US9703706B2 (en) * | 2011-02-28 | 2017-07-11 | Oracle International Corporation | Universal cache management system |
US20120324481A1 (en) * | 2011-06-16 | 2012-12-20 | Samsung Electronics Co. Ltd. | Adaptive termination and pre-launching policy for improving application startup time |
WO2013100940A1 (en) * | 2011-12-28 | 2013-07-04 | Intel Corporation | Cache memory staged reopen |
US9244853B2 (en) * | 2012-08-10 | 2016-01-26 | Qualcomm Incorporated | Tunable multi-tiered STT-MRAM cache for multi-core processors |
US8812489B2 (en) | 2012-10-08 | 2014-08-19 | International Business Machines Corporation | Swapping expected and candidate affinities in a query plan cache |
CN103729248B (zh) * | 2012-10-16 | 2017-12-15 | 华为技术有限公司 | 一种基于缓存感知的确定待迁移任务的方法和装置 |
US9069674B2 (en) | 2012-11-27 | 2015-06-30 | International Business Machines Corporation | Coherent proxy for attached processor |
US9442852B2 (en) | 2012-11-27 | 2016-09-13 | International Business Machines Corporation | Programmable coherent proxy for attached processor |
US9135174B2 (en) | 2012-11-27 | 2015-09-15 | International Business Machines Corporation | Coherent attached processor proxy supporting master parking |
US9158669B2 (en) | 2012-12-17 | 2015-10-13 | Lenovo Enterprise Solutions (Singapore) Pte. Ltd. | Presenting enclosure cache as local cache in an enclosure attached server |
US8938587B2 (en) | 2013-01-11 | 2015-01-20 | International Business Machines Corporation | Data recovery for coherent attached processor proxy |
US8990513B2 (en) | 2013-01-11 | 2015-03-24 | International Business Machines Corporation | Accelerated recovery for snooped addresses in a coherent attached processor proxy |
US9021211B2 (en) | 2013-01-11 | 2015-04-28 | International Business Machines Corporation | Epoch-based recovery for coherent attached processor proxy |
US9606922B2 (en) | 2013-03-01 | 2017-03-28 | International Business Machines Corporation | Selection of post-request action based on combined response and input from the request source |
US9632832B2 (en) * | 2014-02-27 | 2017-04-25 | Empire Technology Development Llc | Thread and data assignment in multi-core processors based on cache miss data |
CN105573660B (zh) * | 2014-09-30 | 2019-05-17 | 伊姆西公司 | 用于改善分簇磁盘阵列的性能的方法和装置 |
US20160188490A1 (en) * | 2014-12-26 | 2016-06-30 | Intel Corporation | Cost-aware page swap and replacement in a memory |
JP6039772B1 (ja) * | 2015-09-16 | 2016-12-07 | 株式会社東芝 | メモリシステム |
US10019360B2 (en) * | 2015-09-26 | 2018-07-10 | Intel Corporation | Hardware predictor using a cache line demotion instruction to reduce performance inversion in core-to-core data transfers |
WO2018115920A1 (en) * | 2016-12-20 | 2018-06-28 | Intel Corporation | Methods and apparatus to perform memory copy operations |
US20180203807A1 (en) * | 2017-01-13 | 2018-07-19 | Arm Limited | Partitioning tlb or cache allocation |
US10705590B2 (en) | 2017-11-28 | 2020-07-07 | Google Llc | Power-conserving cache memory usage |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5355478A (en) * | 1991-12-23 | 1994-10-11 | International Business Machines Corporation | Method for avoiding cache misses during external tournament tree replacement sorting procedures |
JPH0830494A (ja) * | 1994-06-20 | 1996-02-02 | At & T Corp | システム性能をプロファイルするための割り込みベースのハードウエア・サポート |
CN1267024A (zh) * | 1999-03-10 | 2000-09-20 | 国际商业机器公司 | 用于多线程处理机的指令高速缓存器 |
US6598123B1 (en) * | 2000-06-28 | 2003-07-22 | Intel Corporation | Snoop filter line replacement for reduction of back invalidates in multi-node architectures |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6269426B1 (en) * | 1997-06-24 | 2001-07-31 | Sun Microsystems, Inc. | Method for operating a non-blocking hierarchical cache throttle |
US6604174B1 (en) * | 2000-11-10 | 2003-08-05 | International Business Machines Corporation | Performance based system and method for dynamic allocation of a unified multiport cache |
US6918012B2 (en) * | 2001-08-28 | 2005-07-12 | Hewlett-Packard Development Company, L.P. | Streamlined cache coherency protocol system and method for a multiple processor single chip device |
-
2003
- 2003-09-25 US US10/670,715 patent/US20050071564A1/en not_active Abandoned
-
2004
- 2004-09-27 CN CNB2004100826893A patent/CN100345124C/zh not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5355478A (en) * | 1991-12-23 | 1994-10-11 | International Business Machines Corporation | Method for avoiding cache misses during external tournament tree replacement sorting procedures |
JPH0830494A (ja) * | 1994-06-20 | 1996-02-02 | At & T Corp | システム性能をプロファイルするための割り込みベースのハードウエア・サポート |
CN1267024A (zh) * | 1999-03-10 | 2000-09-20 | 国际商业机器公司 | 用于多线程处理机的指令高速缓存器 |
US6598123B1 (en) * | 2000-06-28 | 2003-07-22 | Intel Corporation | Snoop filter line replacement for reduction of back invalidates in multi-node architectures |
Also Published As
Publication number | Publication date |
---|---|
CN1601489A (zh) | 2005-03-30 |
US20050071564A1 (en) | 2005-03-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100345124C (zh) | 利用共享专用高速缓存减少高速缓存失误率的方法和系统 | |
CN1128406C (zh) | 数据处理系统及其中断处理方法 | |
US20190340154A1 (en) | Multi-Threaded, Self-Scheduling Processor | |
CN100346318C (zh) | 根据存储器占用动态调整预读值的系统和方法 | |
US8176220B2 (en) | Processor-bus-connected flash storage nodes with caching to support concurrent DMA accesses from multiple processors | |
US9639466B2 (en) | Control mechanism for fine-tuned cache to backing-store synchronization | |
CN102365625B (zh) | 用于虚拟机的虚拟非一致存储器体系结构 | |
CN1278235C (zh) | 用于向一处理器让与资源的系统 | |
CN1179276C (zh) | 配置不同的高速缓存分区以具有不同属性的系统和方法 | |
CN101127005B (zh) | 在相容高速缓存分级结构中同步最近信息的方法、设备以及系统 | |
US9141648B1 (en) | Management of database blocks | |
US10459661B2 (en) | Stream identifier based storage system for managing an array of SSDs | |
CN101042679A (zh) | 维护存储器一致性的方法和系统 | |
CN103383672B (zh) | 高速缓存控制以减少事务回滚 | |
US7966455B2 (en) | Memory compression implementation in a multi-node server system with directly attached processor memory | |
WO2014107148A1 (en) | Adaptive data prefetching | |
US7930483B2 (en) | Associativity implementation in a system with directly attached processor memory | |
US8874853B2 (en) | Local and global memory request predictor | |
CN1820257A (zh) | 包括具有不同缓存线大小的第一级高速缓存及第二级高速缓存的微处理器 | |
US11093410B2 (en) | Cache management method, storage system and computer program product | |
KR20130018742A (ko) | 가비지 콜렉션을 위한 gpu 서포트 | |
US7739451B1 (en) | Method and apparatus for stacked address, bus to memory data transfer | |
US7197605B2 (en) | Allocating cache lines | |
US11579888B2 (en) | Non-cached loads and stores in a system having a multi-threaded, self-scheduling processor | |
US20120226832A1 (en) | Data transfer device, ft server and data transfer method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: IBM (CHINA) CO., LTD. Free format text: FORMER OWNER: INTERNATIONAL BUSINESS MACHINES CORP. Effective date: 20101101 |
|
C41 | Transfer of patent application or patent right or utility model | ||
COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: NEW YORK STATE, UNITED STATES TO: 201203 7/F, BUILDING 10, ZHANGJIANG INNOVATION PARK, NO.399, KEYUAN ROAD, HIGH-TECH PARK, ZHANGJIANG, PUDONG NEW DISTRICT, SHANGHAI |
|
TR01 | Transfer of patent right |
Effective date of registration: 20101101 Address after: 201203 Shanghai city Pudong New Area Keyuan Road No. 399 Zhang Jiang Zhang Jiang high tech Park Innovation Park 10 Building 7 layer Patentee after: International Business Machines (China) Co., Ltd. Address before: American New York Patentee before: International Business Machines Corp. |
|
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20071024 Termination date: 20170927 |
|
CF01 | Termination of patent right due to non-payment of annual fee |