CL2021001909A1 - Integrated circuits including memory cells - Google Patents
Integrated circuits including memory cellsInfo
- Publication number
- CL2021001909A1 CL2021001909A1 CL2021001909A CL2021001909A CL2021001909A1 CL 2021001909 A1 CL2021001909 A1 CL 2021001909A1 CL 2021001909 A CL2021001909 A CL 2021001909A CL 2021001909 A CL2021001909 A CL 2021001909A CL 2021001909 A1 CL2021001909 A1 CL 2021001909A1
- Authority
- CL
- Chile
- Prior art keywords
- memory cells
- fluid activation
- activation devices
- integrated circuits
- including memory
- Prior art date
Links
Landscapes
- Dram (AREA)
Abstract
Un circuito integrado para accionar una pluralidad de dispositivos de activación de fluidos que incluye una pluralidad de celdas de memoria, un circuito de selección, lógica de configuración, y lógica de control. Cada celda de memoria corresponde a un dispositivo de activación de fluidos. El circuito de selección selecciona dispositivos de activación de fluidos y celdas de memoria correspondientes a los dispositivos de activación de fluidos seleccionados. La lógica de configuración habilita o deshabilita acceso a la pluralidad de celdas de memoria. La lógica de control activa los dispositivos de activación de fluidos seleccionados o accede a las celdas de memoria correspondientes a los dispositivos de activación de fluidos seleccionados en base a un estado de la lógica de configuración.An integrated circuit for driving a plurality of fluid activation devices including a plurality of memory cells, selection circuitry, configuration logic, and control logic. Each memory cell corresponds to a fluid activation device. The selection circuit selects fluid activation devices and memory cells corresponding to the selected fluid activation devices. The configuration logic enables or disables access to the plurality of memory cells. The control logic activates the selected fluid activation devices or accesses memory cells corresponding to the selected fluid activation devices based on a state of the configuration logic.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CL2021001909A CL2021001909A1 (en) | 2021-07-19 | 2021-07-19 | Integrated circuits including memory cells |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CL2021001909A CL2021001909A1 (en) | 2021-07-19 | 2021-07-19 | Integrated circuits including memory cells |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CL2021001909A1 true CL2021001909A1 (en) | 2022-02-18 |
Family
ID=80444764
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CL2021001909A CL2021001909A1 (en) | 2021-07-19 | 2021-07-19 | Integrated circuits including memory cells |
Country Status (1)
| Country | Link |
|---|---|
| CL (1) | CL2021001909A1 (en) |
-
2021
- 2021-07-19 CL CL2021001909A patent/CL2021001909A1/en unknown
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CO2021011673A2 (en) | Integrated circuits including memory cells | |
| US9910604B2 (en) | Refresh parameter-dependent memory refresh management | |
| ES2602287T3 (en) | Improved dynamic memory management with intelligent minimization of current / power consumption | |
| KR20160132243A (en) | Semiconductor memory device | |
| AR034450A1 (en) | REFRIGERANT FOR COOLING SYSTEMS IN FUEL CELL DRIVES, WHICH CONTAIN DERIVATIVES OF AZOL | |
| IT959914B (en) | IMPROVED MEMORY SYSTEM | |
| ES2078051T3 (en) | PROCEDURE AND SYSTEM FOR UPDATING DATA IN A DISTRIBUTED DATA COMMUNICATION SYSTEM. | |
| KR20150002128A (en) | Semiconductor device and method of refreshing the same | |
| CO2020008928A2 (en) | Spcell selection support information | |
| US20140269043A1 (en) | Phase change memory mask | |
| CL2022001370A1 (en) | Method and apparatus for daisy chaining photovoltaic modules, device and storage medium | |
| ATE282239T1 (en) | FLASH MEMORY ARRANGEMENT WITH EXTERNALLY TRIGGERED DETECTION AND HEALING OF FAULTY CELLS | |
| JP6028295B2 (en) | Method for improving bandwidth in stacked memory devices | |
| CL2021001798A1 (en) | Integrated circuit with direction controllers for fluidic matrix | |
| CL2021001909A1 (en) | Integrated circuits including memory cells | |
| KR20150041330A (en) | Semiconductor memory device and operating method thereof | |
| RU2015151167A (en) | DISPLAY OF THE EMBEDDED ECC ADDRESS | |
| JP2016157504A5 (en) | ||
| JP2014026718A5 (en) | Semiconductor device | |
| TW200632735A (en) | Method and apparatus for the expansion of flash memory | |
| AR117885A1 (en) | INTEGRATED CIRCUITS INCLUDING CUSTOMIZATION BITS | |
| US9281033B2 (en) | Semiconductor devices and semiconductor systems including the same | |
| KR20140080216A (en) | Semiconductor memory system and operation method thereof | |
| US10622055B2 (en) | Apparatus for supplying power supply voltage to semiconductor chip including volatile memory cell | |
| CN100470668C (en) | Refreshing of multi-port memory in integrated circuits |