CA999976A - Main memory reconfiguration - Google Patents

Main memory reconfiguration

Info

Publication number
CA999976A
CA999976A CA175,528A CA175528A CA999976A CA 999976 A CA999976 A CA 999976A CA 175528 A CA175528 A CA 175528A CA 999976 A CA999976 A CA 999976A
Authority
CA
Canada
Prior art keywords
main memory
memory reconfiguration
reconfiguration
main
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA175,528A
Other languages
English (en)
Other versions
CA175528S (en
Inventor
Wallace A. Martland
John L. Curley
Benjamin S. Franklin
Thomas J. Donahue
Louis V. Cornaro
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Inc
Original Assignee
Honeywell Information Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Information Systems Inc filed Critical Honeywell Information Systems Inc
Application granted granted Critical
Publication of CA999976A publication Critical patent/CA999976A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/76—Masking faults in memories by using spares or by reconfiguring using address translation or modifications
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/04—Addressing variable-length words or parts of words
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0607—Interleaved addressing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Hardware Redundancy (AREA)
  • Memory System (AREA)
CA175,528A 1972-10-05 1973-07-03 Main memory reconfiguration Expired CA999976A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US29541772A 1972-10-05 1972-10-05

Publications (1)

Publication Number Publication Date
CA999976A true CA999976A (en) 1976-11-16

Family

ID=23137616

Family Applications (1)

Application Number Title Priority Date Filing Date
CA175,528A Expired CA999976A (en) 1972-10-05 1973-07-03 Main memory reconfiguration

Country Status (7)

Country Link
US (1) US3796996A (US07902200-20110308-C00004.png)
JP (1) JPS5924461B2 (US07902200-20110308-C00004.png)
CA (1) CA999976A (US07902200-20110308-C00004.png)
DE (1) DE2350146C2 (US07902200-20110308-C00004.png)
FR (1) FR2202612A5 (US07902200-20110308-C00004.png)
GB (1) GB1423698A (US07902200-20110308-C00004.png)
IT (1) IT994355B (US07902200-20110308-C00004.png)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL7415966A (nl) * 1974-12-09 1976-06-11 Philips Nv Werkwijze en inrichting voor het opslaan van binaire informatie-elementen.
US4158227A (en) * 1977-10-12 1979-06-12 Bunker Ramo Corporation Paged memory mapping with elimination of recurrent decoding
JPS559260A (en) * 1978-07-03 1980-01-23 Nec Corp Information processing system
US4280176A (en) * 1978-12-26 1981-07-21 International Business Machines Corporation Memory configuration, address interleaving, relocation and access control system
JPS55110355A (en) * 1979-02-16 1980-08-25 Toshiba Corp Memory board and selection system for it
JPS5676860A (en) * 1979-11-28 1981-06-24 Nec Corp Interleaving system for memory device
US4408305A (en) * 1981-09-28 1983-10-04 Motorola, Inc. Memory with permanent array division capability
US4507730A (en) * 1981-10-01 1985-03-26 Honeywell Information Systems Inc. Memory system with automatic memory configuration
US4636973A (en) * 1982-07-21 1987-01-13 Raytheon Company Vernier addressing apparatus
JPS60205760A (ja) * 1984-03-30 1985-10-17 Fuji Xerox Co Ltd メモリ制御装置
US4754394A (en) * 1984-10-24 1988-06-28 International Business Machines Corporation Multiprocessing system having dynamically allocated local/global storage and including interleaving transformation circuit for transforming real addresses to corresponding absolute address of the storage
US4739473A (en) * 1985-07-02 1988-04-19 Honeywell Information Systems Inc. Computer memory apparatus
US5051889A (en) * 1987-10-23 1991-09-24 Chips And Technologies, Incorporated Page interleaved memory access
US4924375A (en) * 1987-10-23 1990-05-08 Chips And Technologies, Inc. Page interleaved memory access
US5287470A (en) * 1989-12-28 1994-02-15 Texas Instruments Incorporated Apparatus and method for coupling a multi-lead output bus to interleaved memories, which are addressable in normal and block-write modes
JPH0430231A (ja) * 1990-05-25 1992-02-03 Hitachi Ltd 主記憶アドレッシング方式
US5253354A (en) * 1990-08-31 1993-10-12 Advanced Micro Devices, Inc. Row address generator for defective DRAMS including an upper and lower memory device
US5572692A (en) * 1991-12-24 1996-11-05 Intel Corporation Memory configuration decoding system having automatic row base address generation mechanism for variable memory devices with row access interleaving
US6311286B1 (en) * 1993-04-30 2001-10-30 Nec Corporation Symmetric multiprocessing system with unified environment and distributed system functions
US5473573A (en) * 1994-05-09 1995-12-05 Cirrus Logic, Inc. Single chip controller-memory device and a memory architecture and methods suitable for implementing the same
US5941775A (en) * 1994-10-14 1999-08-24 Sega Of America, Inc. Data processing system, method thereof and memory cassette
JPH08115592A (ja) * 1994-10-14 1996-05-07 Sega Enterp Ltd データ処理システム、データ処理方法、並びにメモリカセット
JP3059076B2 (ja) * 1995-06-19 2000-07-04 シャープ株式会社 不揮発性半導体記憶装置
US5809555A (en) * 1995-12-15 1998-09-15 Compaq Computer Corporation Method of determining sizes of 1:1 and 2:1 memory interleaving in a computer system, configuring to the maximum size, and informing the user if memory is incorrectly installed
US5987581A (en) * 1997-04-02 1999-11-16 Intel Corporation Configurable address line inverter for remapping memory
US20030046501A1 (en) * 2001-09-04 2003-03-06 Schulz Jurgen M. Method for interleaving memory
KR101673233B1 (ko) * 2010-05-11 2016-11-17 삼성전자주식회사 트랜잭션 분할 장치 및 방법

Also Published As

Publication number Publication date
US3796996A (en) 1974-03-12
JPS4974448A (US07902200-20110308-C00004.png) 1974-07-18
DE2350146A1 (de) 1974-04-18
JPS5924461B2 (ja) 1984-06-09
FR2202612A5 (US07902200-20110308-C00004.png) 1974-05-03
GB1423698A (en) 1976-02-04
DE2350146C2 (de) 1987-02-05
IT994355B (it) 1975-10-20

Similar Documents

Publication Publication Date Title
CA999976A (en) Main memory reconfiguration
AU462348B2 (en) Saf-t-jet
CA966971A (en) Fabricated partitions
AU454372B2 (en) Childsafe actuator-overcap
CA993564A (en) Shared memory addressor
AU469305B2 (en) Deipenylyl-alkanoylaminopyridine
CA1023857A (en) Three-dimensionally-addressed memory
AU470359B2 (en) Sulphamoylphenyl-imidazolidinones
AU468159B2 (en) 5-aroyl-furans
AU466344B2 (en) Cycloalkyllactamimides
AU471369B2 (en) Diphenylmethoxyethylamines
CA907740A (en) Metal-nitride-semiconductor memory
AU468599B2 (en) 15-oxasteroids
AU468236B2 (en) 2-acyl-5-nitrothiazoles
AU473297B2 (en) Indolylimidoylheterocyclics
AU467526B2 (en) Pyronorifamycins
CA915310A (en) Memory system
AU472554B2 (en) Isothocyanobenzoxazoles
CA905544A (en) Read-only memory
CA905545A (en) Read-only memory
CA917301A (en) Read-only memory
CA913226A (en) Read-only memory
AU5135773A (en) Memory devices
CA906656A (en) Active memory
CA908570A (en) Memory system