CA858144A - Method of encapsulating a transistor - Google Patents

Method of encapsulating a transistor

Info

Publication number
CA858144A
CA858144A CA858144DA CA858144A CA 858144 A CA858144 A CA 858144A CA 858144D A CA858144D A CA 858144DA CA 858144 A CA858144 A CA 858144A
Authority
CA
Canada
Prior art keywords
encapsulating
transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
Inventor
O'cone Attilio
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sprague Electric Co
Original Assignee
Sprague Electric Co
Publication date
Application granted granted Critical
Publication of CA858144A publication Critical patent/CA858144A/en
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
CA858144D Method of encapsulating a transistor Expired CA858144A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CA858144T

Publications (1)

Publication Number Publication Date
CA858144A true CA858144A (en) 1970-12-08

Family

ID=36343630

Family Applications (1)

Application Number Title Priority Date Filing Date
CA858144D Expired CA858144A (en) Method of encapsulating a transistor

Country Status (1)

Country Link
CA (1) CA858144A (en)

Similar Documents

Publication Publication Date Title
CA920721A (en) Method of making thermo-compression-bonded semiconductor device
AU450494B2 (en) A method of manufacturing lead frames
CA933291A (en) Method of sealing a semiconductor component
CA933676A (en) Method of manufacturing a semiconductor device
AU2457071A (en) Method of fabricating a semiconductor device
CA971345A (en) Method of forming a spacer-expander
CA918304A (en) Method of manufacturing a semiconductor device
CA858144A (en) Method of encapsulating a transistor
CA933677A (en) Method of manufacturing a semiconductor device
CA933675A (en) Method of manufacturing a semiconductor device and semiconductor device obtained by using the method
CA841846A (en) Method of making a semiconductor device
CA928870A (en) Method of manufacturing a semiconductor device
CA918302A (en) Method of manufacturing a semiconductor device
AU459262B2 (en) Method of manufacturing a semiconductor device
CA848648A (en) Method of manufacturing a transistor and transistor manufactured by this method
CA934481A (en) Method of fabricating semiconductor devices
CA838347A (en) Method of manufacturing semiconductor devices
AU458918B2 (en) Method of producing a semiconductor arrangement
AU453719B2 (en) Method of producing a semiconductor arrangement
AU452118B2 (en) Method of producing a semiconductor arrangement
AU456634B2 (en) A method of manufacturing semiconductor devices
AU2498371A (en) Method of manufacturing a semiconductor device
CA922819A (en) Method of producing a semiconductor component
CA838349A (en) Method of manufacturing a semiconductor device and semiconductor device obtained by carrying out said method
AU443232B2 (en) Method of manufacturing a semiconductor device and semiconductor device manufactured by said method