CA2973963C - COMPUTERIZED SYSTEM - Google Patents

COMPUTERIZED SYSTEM

Info

Publication number
CA2973963C
CA2973963C CA2973963A CA2973963A CA2973963C CA 2973963 C CA2973963 C CA 2973963C CA 2973963 A CA2973963 A CA 2973963A CA 2973963 A CA2973963 A CA 2973963A CA 2973963 C CA2973963 C CA 2973963C
Authority
CA
Canada
Prior art keywords
output
units
computation
vector
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CA2973963A
Other languages
English (en)
French (fr)
Other versions
CA2973963A1 (en
Inventor
Anton Gunzinger
Martin DORIGATTI
David Beyeler
Philipp STADELMANN
Richard Huber
Original Assignee
Supercomputing Systems AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Supercomputing Systems AG filed Critical Supercomputing Systems AG
Publication of CA2973963A1 publication Critical patent/CA2973963A1/en
Application granted granted Critical
Publication of CA2973963C publication Critical patent/CA2973963C/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B9/00—Safety arrangements
    • G05B9/02—Safety arrangements electric
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B1/00—Comparing elements, i.e. elements for effecting comparison directly or indirectly between a desired value and existing or anticipated values
    • G05B1/01—Comparing elements, i.e. elements for effecting comparison directly or indirectly between a desired value and existing or anticipated values electric
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B11/00—Automatic controllers
    • G05B11/01—Automatic controllers electric
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B9/00—Safety arrangements
    • G05B9/02—Safety arrangements electric
    • G05B9/03—Safety arrangements electric with multiple-channel loop, i.e. redundant control systems
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/1633—Error detection by comparing the output of redundant processing systems using mutual exchange of the output between the redundant processing components
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0796—Safety measures, i.e. ensuring safe condition in the event of error, e.g. for controlling element

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Automation & Control Theory (AREA)
  • Quality & Reliability (AREA)
  • General Engineering & Computer Science (AREA)
  • Hardware Redundancy (AREA)
  • Feedback Control In General (AREA)
  • Multi Processors (AREA)
CA2973963A 2016-07-21 2017-07-18 COMPUTERIZED SYSTEM Active CA2973963C (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CH00946/16A CH712732B1 (de) 2016-07-21 2016-07-21 Computerisiertes System.
CH00946/16 2016-07-21

Publications (2)

Publication Number Publication Date
CA2973963A1 CA2973963A1 (en) 2018-01-21
CA2973963C true CA2973963C (en) 2025-09-02

Family

ID=56615793

Family Applications (1)

Application Number Title Priority Date Filing Date
CA2973963A Active CA2973963C (en) 2016-07-21 2017-07-18 COMPUTERIZED SYSTEM

Country Status (5)

Country Link
US (1) US10691080B2 (https=)
EP (1) EP3273352B1 (https=)
JP (1) JP6934346B2 (https=)
CA (1) CA2973963C (https=)
CH (1) CH712732B1 (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10112727B1 (en) * 2017-08-29 2018-10-30 Kitty Hawk Corporation Actuator monitoring system using inertial sensors
CN112084071B (zh) * 2020-09-14 2023-09-19 海光信息技术股份有限公司 一种计算单元运算加固方法、并行处理器及电子设备
WO2024046777A1 (de) * 2022-08-31 2024-03-07 Siemens Mobility GmbH Vorrichtung zur steuerung eines verkehrssystems, stellbares element eines verkehrssystems, verkehrssystem

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2682251B2 (ja) * 1991-04-05 1997-11-26 株式会社日立製作所 多重化制御装置
JPH07129426A (ja) * 1993-10-29 1995-05-19 Hitachi Ltd 障害処理方式
US7987391B2 (en) * 2003-03-20 2011-07-26 Oracle America, Inc. Fault tolerance using digests
US20090044041A1 (en) * 2004-07-06 2009-02-12 Michael Armbruster Redundant Data Bus System
US7904787B2 (en) * 2007-01-09 2011-03-08 International Business Machines Corporation Pipelined cyclic redundancy check for high bandwidth interfaces
US8069367B2 (en) * 2009-05-05 2011-11-29 Lockheed Martin Corporation Virtual lock stepping in a vital processing environment for safety assurance
US8144734B2 (en) * 2009-05-06 2012-03-27 Avaya Inc. Intelligent multi-packet header compression
DE102010037457B4 (de) * 2010-09-10 2012-06-21 Technische Universität Dresden Verfahren zur Datenverarbeitung zum Bereitstellen eines Wertes zum Ermitteln, ob bei einer Ausführung eines Programms ein Fehler aufgetreten ist, Verfahren zur Datenverarbeitung zum Ermitteln, ob bei einer Ausführung eines Programms ein Fehler aufgetreten ist, Verfahren zum Erzeugen von Programm-Code, Datenverarbeitungsanordnungen zum Bereitstellen eines Wertes zum Ermitteln, ob bei einer Ausführung eines Programms ein Fehler aufgetreten ist, Datenverarbeitungsanordnungen zum Ermitteln, ob bei einer Ausführung eines Programms ein Fehler aufgetreten ist, und Datenverarbeitungsanordnungen zum Erzeugen von Programm-Code

Also Published As

Publication number Publication date
JP2018014102A (ja) 2018-01-25
CH712732A1 (de) 2018-01-31
EP3273352B1 (de) 2022-09-21
CH712732B1 (de) 2021-02-15
US10691080B2 (en) 2020-06-23
CA2973963A1 (en) 2018-01-21
JP6934346B2 (ja) 2021-09-15
EP3273352A1 (de) 2018-01-24
US20180024506A1 (en) 2018-01-25

Similar Documents

Publication Publication Date Title
US7877627B1 (en) Multiple redundant computer system combining fault diagnostics and majority voting with dissimilar redundancy technology
EP2153328B1 (en) Data processing system, data processing method, and apparatus
US9690678B2 (en) Fault tolerant systems and method of using the same
US9367375B2 (en) Direct connect algorithm
CN107070731B (zh) 一种主从仲裁方法及系统
CN107957692B (zh) 控制器冗余方法、装置及系统
US9317359B2 (en) Reliable, low latency hardware and software inter-process communication channel for safety critical system
US10042812B2 (en) Method and system of synchronizing processors to the same computational point
CA2973963C (en) COMPUTERIZED SYSTEM
CN103744753B (zh) 一种双机系统的数据交互方法与装置
KR101560497B1 (ko) 락스텝으로 이중화된 프로세서 코어들의 리셋 제어 방법 및 이를 이용하는 락스텝 시스템
CN107229534A (zh) 混合双重双工故障操作模式和对任意数量的故障的概述
US9497099B2 (en) Voting architecture for safety and mission critical systems
WO2020090034A1 (ja) 処理装置
US8831912B2 (en) Checking of functions of a control system having components
CN105573869A (zh) 一种基于i2c总线的系统控制器容错控制方法
US20260093232A1 (en) Safety Tag Transfer During Safety Controller Qualification
CN110825666B (zh) 基于arinc659协议的故障切换方法及其系统
KR101310100B1 (ko) Ｃａｎ통신을 이용한 병렬 제어기
JP2014146197A (ja) システム管理装置およびシステム
Idirin et al. Implementation details and safety analysis of a microcontroller-based SIL-4 software voter
US20260086551A1 (en) Flexible Controller Architecture for Higher availability and Higher Safety Integrity
US9311212B2 (en) Task based voting for fault-tolerant fail safe computer systems
US10621031B2 (en) Daisy-chain of safety systems
JP7846743B2 (ja) Ｒｔｌモジュールに適用可能なエラー検出システムおよびその動作方法

Legal Events

Date Code Title Description
EEER Examination request

Effective date: 20220713

D00 Search and/or examination requested or commenced

Free format text: ST27 STATUS EVENT CODE: A-2-2-D10-D00-D164 (AS PROVIDED BY THE NATIONAL OFFICE); EVENT TEXT: RESPONSE TO NOTICE OF ALLOWANCE

Effective date: 20240916

D22 Grant of ip right intended

Free format text: ST27 STATUS EVENT CODE: A-2-4-D10-D22-D143 (AS PROVIDED BY THE NATIONAL OFFICE); EVENT TEXT: PRE-GRANT

Effective date: 20250606

W00 Other event occurred

Free format text: ST27 STATUS EVENT CODE: A-2-2-W10-W00-W111 (AS PROVIDED BY THE NATIONAL OFFICE); EVENT TEXT: CORRESPONDENT DETERMINED COMPLIANT

Effective date: 20250606

MFA Maintenance fee for application paid

Free format text: FEE DESCRIPTION TEXT: MF (APPLICATION, 8TH ANNIV.) - STANDARD

Year of fee payment: 8

U00 Fee paid

Free format text: ST27 STATUS EVENT CODE: A-4-4-U10-U00-U101 (AS PROVIDED BY THE NATIONAL OFFICE); EVENT TEXT: MAINTENANCE REQUEST RECEIVED

Effective date: 20250624

U11 Full renewal or maintenance fee paid

Free format text: ST27 STATUS EVENT CODE: A-4-4-U10-U11-U102 (AS PROVIDED BY THE NATIONAL OFFICE); EVENT TEXT: MAINTENANCE FEE PAYMENT PAID IN FULL

Effective date: 20250624

Q17 Modified document published

Free format text: ST27 STATUS EVENT CODE: A-4-4-Q10-Q17-Q103 (AS PROVIDED BY THE NATIONAL OFFICE); EVENT TEXT: DOCUMENT PUBLISHED

Effective date: 20250827

F11 Ip right granted following substantive examination

Free format text: ST27 STATUS EVENT CODE: A-4-4-F10-F11-X000 (AS PROVIDED BY THE NATIONAL OFFICE); EVENT TEXT: GRANT BY ISSUANCE

Effective date: 20250902