CA2900000A1 - Semiconductor amplifier bias circuit and semiconductor amplifier device - Google Patents
Semiconductor amplifier bias circuit and semiconductor amplifier device Download PDFInfo
- Publication number
- CA2900000A1 CA2900000A1 CA2900000A CA2900000A CA2900000A1 CA 2900000 A1 CA2900000 A1 CA 2900000A1 CA 2900000 A CA2900000 A CA 2900000A CA 2900000 A CA2900000 A CA 2900000A CA 2900000 A1 CA2900000 A1 CA 2900000A1
- Authority
- CA
- Canada
- Prior art keywords
- transmission line
- end part
- load impedance
- reference plane
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/02—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
- H03F1/0205—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/56—Modifications of input or output impedances, not otherwise provided for
- H03F1/565—Modifications of input or output impedances, not otherwise provided for using inductive elements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/56—Modifications of input or output impedances, not otherwise provided for
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/189—High-frequency amplifiers, e.g. radio frequency amplifiers
- H03F3/19—High-frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only
- H03F3/193—High-frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only with field-effect devices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/222—A circuit being added at the input of an amplifier to adapt the input impedance of the amplifier
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/387—A circuit being added at the output of an amplifier to adapt the output impedance of the amplifier
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/555—A voltage generating circuit being realised for biasing different circuit elements
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Amplifiers (AREA)
- Microwave Amplifiers (AREA)
Abstract
A semiconductor amplifier bias circuit includes a first transmission line, a first grounded capacitor, a second transmission line and a power supply terminal. The first transmission line is connected to an output end part of the output matching circuit and the external load. The second transmission line includes one end part connected to the first transmission line and the other end part connected to the first grounded shunt capacitor. An electrical length of the second transmission line is approximately 900 at a center frequency of a band. The one end part is connected to the first transmission line at a position apart from the output end part by an electrical length of approximately 45° at the center frequency. The power supply terminal is connected to a connection point of the first grounded shunt capacitor and the other end part of the second transmission line.
Description
SEMICONDUCTOR AMPLIFIER BIAS CIRCUIT AND
SEMICONDUCTOR AMPLIFIER DEVICE
CROSS-REFERENCE TO RELATED APPLICATIONS
This application is based upon and claims the benefit of priority from Japanese Patent Application No.2014-222927, filed on October 31, 2014; the entire contents of which are incorporated herein by reference.
FIELD
Embodiments described herein relate generally a semiconductor amplifier bias circuit and a semiconductor amplifier device.
BACKGROUND
In a microwave semiconductor amplifying element, high efficiency operation can be achieved when the load impedance for the second harmonic seen from the output electrode end of the semiconductor amplifying element is made near-open.
In this case, it is assumed that the load impedance for the second harmonic signal seen from the output end part of the package is e.g. approximately 50 S2 or more. Here, the term "approximately 50 Q" means 47 S2 or more and 53 0 or less.
However, when a bias circuit is provided between the output matching circuit and the external load, the load impedance for almost part of the second harmonic signal seen from the output end part of the package may fall below 50 O.
This may decrease the efficiency.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1A is a circuit diagram of a semiconductor amplifier device according to a first embodiment, and FIG. 1B is a circuit diagram of a feed branch section of an external bias circuit;
FIG. 2A is a Smith chart showing the load impedance seen from the reference plane QO in the feed branch section of
SEMICONDUCTOR AMPLIFIER DEVICE
CROSS-REFERENCE TO RELATED APPLICATIONS
This application is based upon and claims the benefit of priority from Japanese Patent Application No.2014-222927, filed on October 31, 2014; the entire contents of which are incorporated herein by reference.
FIELD
Embodiments described herein relate generally a semiconductor amplifier bias circuit and a semiconductor amplifier device.
BACKGROUND
In a microwave semiconductor amplifying element, high efficiency operation can be achieved when the load impedance for the second harmonic seen from the output electrode end of the semiconductor amplifying element is made near-open.
In this case, it is assumed that the load impedance for the second harmonic signal seen from the output end part of the package is e.g. approximately 50 S2 or more. Here, the term "approximately 50 Q" means 47 S2 or more and 53 0 or less.
However, when a bias circuit is provided between the output matching circuit and the external load, the load impedance for almost part of the second harmonic signal seen from the output end part of the package may fall below 50 O.
This may decrease the efficiency.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1A is a circuit diagram of a semiconductor amplifier device according to a first embodiment, and FIG. 1B is a circuit diagram of a feed branch section of an external bias circuit;
FIG. 2A is a Smith chart showing the load impedance seen from the reference plane QO in the feed branch section of
2 the semiconductor amplifier device of the first embodiment, FIG.
2B is a Smith chart showing the load impedance seen from the reference plane Q, FIG. 2C is a Smith chart showing the load impedance seen from the reference plane Q2, FIG. 2D is a Smith chart showing the load impedance seen from the reference plane Q3, and FIG. 2E is a Smith chart showing the load impedance seen from the reference plane Q4;
FIG. 3A is a circuit diagram of the semiconductor amplifier of the first embodiment in which no output bias circuit is connected, FIG. 3B is a Smith chart showing the load impedance seen from the reference plane Q2 in the semiconductor amplifier device of the first embodiment, FIG. 3C
is a Smith chart showing the load impedance seen from the reference plane Q3, and FIG. 3D is a Smith chart showing the load impedance seen from the reference plane Q4;
FIG. 4A is a configuration diagram of a semiconductor amplifier device according to a comparative example, and FIG.
4B is a circuit diagram of a feed branch section of an external bias circuit;
FIG. 5A is a Smith chart showing the load impedance seen from the reference plane QO in the feed branch section of the semiconductor amplifier device of the comparative example, FIG. 5B is a Smith chart showing the load impedance seen from the reference plane Ql, FIG. 5C is a Smith chart showing the load impedance seen from the reference plane Q2, FIG. 5D is a Smith chart showing the load impedance seen from the reference plane Q3, and FIG. 5E is a Smith chart showing the load impedance seen from the reference plane Q4;
FIG. 6A is a circuit diagram of a semiconductor amplifier device according to a second embodiment, and FIG. 6B is a circuit diagram of a feed branch section of an external bias circuit;
FIG. 7A is a Smith chart showing the load impedance seen from the reference plane QO in the feed branch section of the semiconductor amplifier device of the second embodiment, FIG. 7B is a Smith chart showing the load impedance seen from
2B is a Smith chart showing the load impedance seen from the reference plane Q, FIG. 2C is a Smith chart showing the load impedance seen from the reference plane Q2, FIG. 2D is a Smith chart showing the load impedance seen from the reference plane Q3, and FIG. 2E is a Smith chart showing the load impedance seen from the reference plane Q4;
FIG. 3A is a circuit diagram of the semiconductor amplifier of the first embodiment in which no output bias circuit is connected, FIG. 3B is a Smith chart showing the load impedance seen from the reference plane Q2 in the semiconductor amplifier device of the first embodiment, FIG. 3C
is a Smith chart showing the load impedance seen from the reference plane Q3, and FIG. 3D is a Smith chart showing the load impedance seen from the reference plane Q4;
FIG. 4A is a configuration diagram of a semiconductor amplifier device according to a comparative example, and FIG.
4B is a circuit diagram of a feed branch section of an external bias circuit;
FIG. 5A is a Smith chart showing the load impedance seen from the reference plane QO in the feed branch section of the semiconductor amplifier device of the comparative example, FIG. 5B is a Smith chart showing the load impedance seen from the reference plane Ql, FIG. 5C is a Smith chart showing the load impedance seen from the reference plane Q2, FIG. 5D is a Smith chart showing the load impedance seen from the reference plane Q3, and FIG. 5E is a Smith chart showing the load impedance seen from the reference plane Q4;
FIG. 6A is a circuit diagram of a semiconductor amplifier device according to a second embodiment, and FIG. 6B is a circuit diagram of a feed branch section of an external bias circuit;
FIG. 7A is a Smith chart showing the load impedance seen from the reference plane QO in the feed branch section of the semiconductor amplifier device of the second embodiment, FIG. 7B is a Smith chart showing the load impedance seen from
3 the reference plane Ql, FIG. 7C is a Smith chart showing the load impedance seen from the reference plane Q2, FIG. 7D is a Smith chart showing the load impedance seen from the reference plane Q3, and FIG. 7E is a Smith chart showing the load impedance seen from the reference plane Q4;
FIG. 8A is a circuit diagram of a semiconductor amplifier device according to a third embodiment, and FIG. 8B is a circuit diagram of a feed branch section of an external bias circuit;
FIG. 9A is a Smith chart showing the load impedance seen from the reference plane QO in the feed branch section of the semiconductor amplifier device of the third embodiment, FIG. 9B is a Smith chart showing the load impedance seen from the reference plane Ql, FIG. 9C is a Smith chart showing the load impedance seen from the reference plane Q2, FIG. 9D is a Smith chart showing the load impedance seen from the reference plane Q3, and FIG. 9E is a Smith chart showing the load impedance seen from the reference plane Q4;
FIG. 10A is a Smith chart showing the load impedance seen from the reference plane QO in the feed branch section of the semiconductor amplifier device (X=45 ) of the third embodiment, FIG. 10B is a Smith chart showing the load impedance seen from the reference plane Q1, FIG. 10C is a Smith chart showing the load impedance seen from the reference plane Q2, FIG. 10D is a Smith chart showing the load impedance seen from the reference plane Q3, and FIG. 10E is a Smith chart showing the load impedance seen from the reference plane Q4;
FIG. 11A is a circuit diagram of a semiconductor amplifier device according to a fourth embodiment, and FIG. 11B is a circuit diagram of a feed branch section of an external bias circuit;
FIG. 12A is a Smith chart showing the load impedance seen from the reference plane QO in the feed branch section of the semiconductor amplifier device of the fourth embodiment, FIG. 12B is a Smith chart showing the load impedance seen from the reference plane Q1, FIG. 12C is a Smith chart showing
FIG. 8A is a circuit diagram of a semiconductor amplifier device according to a third embodiment, and FIG. 8B is a circuit diagram of a feed branch section of an external bias circuit;
FIG. 9A is a Smith chart showing the load impedance seen from the reference plane QO in the feed branch section of the semiconductor amplifier device of the third embodiment, FIG. 9B is a Smith chart showing the load impedance seen from the reference plane Ql, FIG. 9C is a Smith chart showing the load impedance seen from the reference plane Q2, FIG. 9D is a Smith chart showing the load impedance seen from the reference plane Q3, and FIG. 9E is a Smith chart showing the load impedance seen from the reference plane Q4;
FIG. 10A is a Smith chart showing the load impedance seen from the reference plane QO in the feed branch section of the semiconductor amplifier device (X=45 ) of the third embodiment, FIG. 10B is a Smith chart showing the load impedance seen from the reference plane Q1, FIG. 10C is a Smith chart showing the load impedance seen from the reference plane Q2, FIG. 10D is a Smith chart showing the load impedance seen from the reference plane Q3, and FIG. 10E is a Smith chart showing the load impedance seen from the reference plane Q4;
FIG. 11A is a circuit diagram of a semiconductor amplifier device according to a fourth embodiment, and FIG. 11B is a circuit diagram of a feed branch section of an external bias circuit;
FIG. 12A is a Smith chart showing the load impedance seen from the reference plane QO in the feed branch section of the semiconductor amplifier device of the fourth embodiment, FIG. 12B is a Smith chart showing the load impedance seen from the reference plane Q1, FIG. 12C is a Smith chart showing
4 the load impedance seen from the reference plane Q2, FIG. 12D
is a Smith chart showing the load impedance seen from the reference plane Q3, and FIG. 12E is a Smith chart showing the load impedance seen from the reference plane Q4;
FIG. 13A is a circuit diagram of a semiconductor amplifier device according to a fifth embodiment, and FIG. 13B is a circuit diagram of a feed branch section of an external bias circuit; and FIG. 14A is a Smith chart showing the load impedance seen from the reference plane QO in the feed branch section of the semiconductor amplifier device of the fifth embodiment, FIG.
14B is a Smith chart showing the load impedance seen from the reference plane Q1, FIG. 14C is a Smith chart showing the load impedance seen from the reference plane Q2, FIG. 14D is a Smith chart showing the load impedance seen from the reference plane Q3, and FIG. 14E is a Smith chart showing the load impedance seen from the reference plane Q4.
DETAILED DESCRIPTION
In general, according to one embodiment, a semiconductor amplifier bias circuit includes a first transmission line, a first grounded capacitor, a second transmission line and a power supply terminal. The first transmission line is connected to an output end part of the output matching circuit and the external load. The second transmission line includes one end part connected to the first transmission line and the other end part connected to the first grounded shunt capacitor. An electrical length of the second transmission line is approximately 900 at a center frequency of a band. The one end part is connected to the first transmission line at a position apart from the output end part by an electrical length of approximately 45 at the center frequency. The power supply terminal is connected to a connection point of the first grounded shunt capacitor and the other end part of the second transmission line.
Embodiments of the invention will now be described with reference to the drawings.
FIG. 1A is a circuit diagram of a semiconductor amplifier device according to a first embodiment. FIG. 1B is a circuit diagram of a feed branch section of an external bias circuit.
is a Smith chart showing the load impedance seen from the reference plane Q3, and FIG. 12E is a Smith chart showing the load impedance seen from the reference plane Q4;
FIG. 13A is a circuit diagram of a semiconductor amplifier device according to a fifth embodiment, and FIG. 13B is a circuit diagram of a feed branch section of an external bias circuit; and FIG. 14A is a Smith chart showing the load impedance seen from the reference plane QO in the feed branch section of the semiconductor amplifier device of the fifth embodiment, FIG.
14B is a Smith chart showing the load impedance seen from the reference plane Q1, FIG. 14C is a Smith chart showing the load impedance seen from the reference plane Q2, FIG. 14D is a Smith chart showing the load impedance seen from the reference plane Q3, and FIG. 14E is a Smith chart showing the load impedance seen from the reference plane Q4.
DETAILED DESCRIPTION
In general, according to one embodiment, a semiconductor amplifier bias circuit includes a first transmission line, a first grounded capacitor, a second transmission line and a power supply terminal. The first transmission line is connected to an output end part of the output matching circuit and the external load. The second transmission line includes one end part connected to the first transmission line and the other end part connected to the first grounded shunt capacitor. An electrical length of the second transmission line is approximately 900 at a center frequency of a band. The one end part is connected to the first transmission line at a position apart from the output end part by an electrical length of approximately 45 at the center frequency. The power supply terminal is connected to a connection point of the first grounded shunt capacitor and the other end part of the second transmission line.
Embodiments of the invention will now be described with reference to the drawings.
FIG. 1A is a circuit diagram of a semiconductor amplifier device according to a first embodiment. FIG. 1B is a circuit diagram of a feed branch section of an external bias circuit.
5 The semiconductor amplifier device includes a packaged semiconductor amplifier 11 and a (semiconductor amplifier) bias circuit 34.
The packaged semiconductor amplifier 11 includes a semiconductor amplifying element 14, an input matching circuit 12, and an output matching circuit 20. The bias circuit 34 shown in FIGS. 1A and 1B is connected between the output end part 19 of the package and an external load 50.
The bias circuit 34 is connected between the packaged semiconductor amplifier 11 and the external load 50. In this case, the characteristic impedance ZC4 of the first transmission line 40 of the bias circuit 34 is made equal to the resistance ZL
of the external load 50. Then, impedance matching between the first transmission line 40 and the external load 50 is easily achieved. Thus, the load impedance for the fundamental signal seen from the reference plane Q2 (i.e., output end part 19) is equal to the resistance ZL. The resistance ZL can be set to e.g.
50Q.
The semiconductor amplifying element 14 includes e.g. a HEMT (high electron mobility transistor) or GaAs MESFET (metal semiconductor field effect transistor). The semiconductor amplifying element 14 has an amplification function in the microwave band.
The output matching circuit 20 includes a bonding wire 15 and a transmission line 16. The bonding wire 15 is connected to the semiconductor amplifying element 14. The transmission line 16 is connected to the bonding wire 15. The electrical length EL1 of the transmission line 16 is 900 or less at the upper limit frequency fH of the band. As shown in FIGS. 1A
and 1B, the output matching circuit 20 may further include a transmission line 21. The transmission line 21 is cascaded to the transmission line 16. The electrical length EL2 of the
The packaged semiconductor amplifier 11 includes a semiconductor amplifying element 14, an input matching circuit 12, and an output matching circuit 20. The bias circuit 34 shown in FIGS. 1A and 1B is connected between the output end part 19 of the package and an external load 50.
The bias circuit 34 is connected between the packaged semiconductor amplifier 11 and the external load 50. In this case, the characteristic impedance ZC4 of the first transmission line 40 of the bias circuit 34 is made equal to the resistance ZL
of the external load 50. Then, impedance matching between the first transmission line 40 and the external load 50 is easily achieved. Thus, the load impedance for the fundamental signal seen from the reference plane Q2 (i.e., output end part 19) is equal to the resistance ZL. The resistance ZL can be set to e.g.
50Q.
The semiconductor amplifying element 14 includes e.g. a HEMT (high electron mobility transistor) or GaAs MESFET (metal semiconductor field effect transistor). The semiconductor amplifying element 14 has an amplification function in the microwave band.
The output matching circuit 20 includes a bonding wire 15 and a transmission line 16. The bonding wire 15 is connected to the semiconductor amplifying element 14. The transmission line 16 is connected to the bonding wire 15. The electrical length EL1 of the transmission line 16 is 900 or less at the upper limit frequency fH of the band. As shown in FIGS. 1A
and 1B, the output matching circuit 20 may further include a transmission line 21. The transmission line 21 is cascaded to the transmission line 16. The electrical length EL2 of the
6 transmission line 21 is 900 or less at the center frequency fc of the band.
The bias circuit 34 includes a first transmission line 40, a first grounded shunt capacitor 32, a second transmission line 30, and a power supply terminal 39. The first transmission line 40 is a main signal line. The second transmission line 30 is branched from the first transmission line 40. The first transmission line 40 includes one end part connected to the output end part 19 of the output matching circuit 20, and the other end part (being an output terminal of the amplifier device) connected to the external load 50.
The electrical length EL3 of the second transmission line 30 is approximately 900 at the center frequency fc of the band.
One end part of the second transmission line 30 is connected to the first transmission line 40 at the position apart from the output end part 19 by an electrical length EL4 of approximately 45 . The other end part of the second transmission line 30 is connected to the power supply terminal 39 and the first grounded shunt capacitor 32.
In this specification, the statement that the electrical length of a transmission line is approximately 900 means that the electrical length is 81 or more and 99 or less. The statement that the electrical length of a transmission line is approximately 45 means that the electrical length is 40.5 or more and 49.5 or less.
The output matching circuit 20 is designed so that, for instance, the load impedance for the second harmonic signal seen from the output end part 19 of the package is also 50 12 for all frequencies including the fundamental and the second harmonic. The bias circuit is provided between the output end part 19 and the external load 50. In this case, the load impedance for almost part of the second harmonic signal seen from the output end part 19 may fall below 50 Q due to the influence of the bias circuit.
First, the load impedance in the case of no output bias circuit is described for comparison purposes.
The bias circuit 34 includes a first transmission line 40, a first grounded shunt capacitor 32, a second transmission line 30, and a power supply terminal 39. The first transmission line 40 is a main signal line. The second transmission line 30 is branched from the first transmission line 40. The first transmission line 40 includes one end part connected to the output end part 19 of the output matching circuit 20, and the other end part (being an output terminal of the amplifier device) connected to the external load 50.
The electrical length EL3 of the second transmission line 30 is approximately 900 at the center frequency fc of the band.
One end part of the second transmission line 30 is connected to the first transmission line 40 at the position apart from the output end part 19 by an electrical length EL4 of approximately 45 . The other end part of the second transmission line 30 is connected to the power supply terminal 39 and the first grounded shunt capacitor 32.
In this specification, the statement that the electrical length of a transmission line is approximately 900 means that the electrical length is 81 or more and 99 or less. The statement that the electrical length of a transmission line is approximately 45 means that the electrical length is 40.5 or more and 49.5 or less.
The output matching circuit 20 is designed so that, for instance, the load impedance for the second harmonic signal seen from the output end part 19 of the package is also 50 12 for all frequencies including the fundamental and the second harmonic. The bias circuit is provided between the output end part 19 and the external load 50. In this case, the load impedance for almost part of the second harmonic signal seen from the output end part 19 may fall below 50 Q due to the influence of the bias circuit.
First, the load impedance in the case of no output bias circuit is described for comparison purposes.
7 FIG. 3A is a circuit diagram of the semiconductor amplifier of the first embodiment in which no output bias circuit is connected. FIG. 3B
is a Smith chart showing the load impedance seen from the reference plane Q2 (output end part of the package) in the semiconductor amplifier of the first embodiment. FIG. 3C
is a Smith chart showing the load impedance seen from the reference plane Q3 (wire end). FIG.
3D is a Smith chart showing the load impedance seen from the reference plane Q4 (semiconductor element end).
As shown in FIG. 3A, in the first embodiment, for instance, a bonding wire 15, a transmission line 16, and a transmission line 21 are series connected in the output matching circuit 20. The transmission line 16 has a characteristic impedance Zci of 3.5 0 and an electrical length EL1 of 900 or less (at fH). The transmission line 21 has a characteristic impedance Zc2 of 20 SI and an electrical length EL2 of 900 or less (at fc). The characteristic impedance ZC2 of the transmission line 21 is normally made lower than 50 Q.
The characteristic impedance Zci of the transmission line 16 is set between the characteristic impedance ZC2 of the transmission line 21 and the resistance component of the output impedance of the semiconductor amplifying element 14.
In this case, impedance transformation is performed by the transmission lines 21, 16 and the wire 15. Thus, the load impedance for the fundamental signal seen from the semiconductor element end can be made close to the output impedance desired for the semiconductor amplifying element 14.
As shown in FIG. 3B, when the load impedances for the fundamental and second harmonic signals seen from the reference plane Q2 (package end) are both 50 0, the electrical length ELi of the transmission line 16 is set to 900 or less (at fH). Thus, as shown in FIG. 3C, the load impedance m5 for the second harmonic signal (at 2fc) as viewed from the reference plane Q3 (wire end) is made near-open impedance and inductive.
is a Smith chart showing the load impedance seen from the reference plane Q2 (output end part of the package) in the semiconductor amplifier of the first embodiment. FIG. 3C
is a Smith chart showing the load impedance seen from the reference plane Q3 (wire end). FIG.
3D is a Smith chart showing the load impedance seen from the reference plane Q4 (semiconductor element end).
As shown in FIG. 3A, in the first embodiment, for instance, a bonding wire 15, a transmission line 16, and a transmission line 21 are series connected in the output matching circuit 20. The transmission line 16 has a characteristic impedance Zci of 3.5 0 and an electrical length EL1 of 900 or less (at fH). The transmission line 21 has a characteristic impedance Zc2 of 20 SI and an electrical length EL2 of 900 or less (at fc). The characteristic impedance ZC2 of the transmission line 21 is normally made lower than 50 Q.
The characteristic impedance Zci of the transmission line 16 is set between the characteristic impedance ZC2 of the transmission line 21 and the resistance component of the output impedance of the semiconductor amplifying element 14.
In this case, impedance transformation is performed by the transmission lines 21, 16 and the wire 15. Thus, the load impedance for the fundamental signal seen from the semiconductor element end can be made close to the output impedance desired for the semiconductor amplifying element 14.
As shown in FIG. 3B, when the load impedances for the fundamental and second harmonic signals seen from the reference plane Q2 (package end) are both 50 0, the electrical length ELi of the transmission line 16 is set to 900 or less (at fH). Thus, as shown in FIG. 3C, the load impedance m5 for the second harmonic signal (at 2fc) as viewed from the reference plane Q3 (wire end) is made near-open impedance and inductive.
8 Furthermore, the inductance of the wire is added. Then, as shown in FIG. 3D, the output matching circuit 20 can be designed so that the load impedance for the second harmonic signal seen from the reference plane Q4 (semiconductor amplifying element end) is transformed to a further near-open impedance while matching the fundamental signal.
Next, the load impedance including the influence of the output bias circuit is described.
FIG. 2A is a Smith chart showing the load impedance seen from the reference plane QO in the feed branch section of the semiconductor amplifier device of the first embodiment.
FIG. 2B is a Smith chart showing the load impedance seen from the reference plane Q1 (feed branch connection point). FIG.
2C is a Smith chart showing the load impedance seen from the reference plane Q2 (output end part of the package). FIG. 2D
is a Smith chart showing the load impedance seen from the reference plane Q3 (wire end). FIG. 2E
is a Smith chart showing the load impedance seen from the reference plane Q4 (semiconductor element end).
The impedance can be estimated by circuit simulation.
The resistance ZL of the external load 50 is set to ZL = 50 Q.
The characteristic impedance Zc4 of the first transmission line 40 is set to Zc4 = 50 Q. The characteristic impedance Zo of the second transmission line 30 is set to Zc3 = 50 Q. The connection position 80 of one end part of the second transmission line 30 and the first transmission line 40 is located at an electrical length EL4a of approximately 45 from the output end part 19 of the output matching circuit 20 toward the external load 50. Here, the electrical length EL4b may be an arbitrary length.
The electrical length EL3 of the second transmission line 30 is set to approximately 90 at the fundamental signal (fc).
The capacitance Cl of the first grounded shunt capacitor 32 is set to 1000 pF or more. Then, the second transmission line 30 is tip-short at the center frequency fc (e.g., 3 GHz). The power supply terminal 39 is supplied with a DC voltage VD (drain
Next, the load impedance including the influence of the output bias circuit is described.
FIG. 2A is a Smith chart showing the load impedance seen from the reference plane QO in the feed branch section of the semiconductor amplifier device of the first embodiment.
FIG. 2B is a Smith chart showing the load impedance seen from the reference plane Q1 (feed branch connection point). FIG.
2C is a Smith chart showing the load impedance seen from the reference plane Q2 (output end part of the package). FIG. 2D
is a Smith chart showing the load impedance seen from the reference plane Q3 (wire end). FIG. 2E
is a Smith chart showing the load impedance seen from the reference plane Q4 (semiconductor element end).
The impedance can be estimated by circuit simulation.
The resistance ZL of the external load 50 is set to ZL = 50 Q.
The characteristic impedance Zc4 of the first transmission line 40 is set to Zc4 = 50 Q. The characteristic impedance Zo of the second transmission line 30 is set to Zc3 = 50 Q. The connection position 80 of one end part of the second transmission line 30 and the first transmission line 40 is located at an electrical length EL4a of approximately 45 from the output end part 19 of the output matching circuit 20 toward the external load 50. Here, the electrical length EL4b may be an arbitrary length.
The electrical length EL3 of the second transmission line 30 is set to approximately 90 at the fundamental signal (fc).
The capacitance Cl of the first grounded shunt capacitor 32 is set to 1000 pF or more. Then, the second transmission line 30 is tip-short at the center frequency fc (e.g., 3 GHz). The power supply terminal 39 is supplied with a DC voltage VD (drain
9 voltage in the case of HEMT).
As shown in FIG. 2A, as viewed from the reference plane QO in the feed branch section of the semiconductor amplifier device of the first embodiment, the load impedance for the fundamental signal is near-open, and the load impedance for the second harmonic signal is near-short.
This feed branch is connected to the first transmission line 40. Then, as shown in FIG. 2B, as viewed from the reference plane Q1 (feed branch connection point) in the semiconductor amplifier device of the first embodiment, the load impedance for the fundamental signal is approximately 50 SI, and the load impedance for the second harmonic signal is near-short.
The electrical length EL4a of the first transmission line 40 is approximately 45 . Thus, as shown in FIG. 2C, as viewed from the reference plane Q2 (output end part 19 of the package) in the semiconductor amplifier device of the first embodiment, the load impedance for the fundamental signal is approximately 50 n, and the load impedance for the second harmonic signal is near-open.
As viewed from the output end part of the package, the load impedance for the fundamental signal is approximately 50 Q, and the load impedance for the second harmonic signal is approximately 50 Q or more. Thus, as shown in FIG. 2D, the load impedance for the second harmonic signal seen from the reference plane Q3 (wire end) is made near-open impedance and inductive.
Furthermore, the inductance of the wire is added. Then, as shown in FIG. 2E, the load impedance for the second harmonic signal seen from the reference plane Q4 (semiconductor end) can be transformed to a further near-open impedance while matching the fundamental signal.
Thus, the load impedance for the second harmonic signal seen from the output end part 19 of the package is set to approximately 50 Q or more by configuring the output bias circuit 34 as described above. As a result, the load impedance for the second harmonic signal seen from the reference plane Q4 (semiconductor amplifying element end) is made near-open impedance. Thus, the efficiency is improved.
FIG. 4A is a configuration diagram of a semiconductor 5 amplifier device according to a comparative example. FIG. 4B
is a circuit diagram of a feed branch section of an external bias circuit.
The semiconductor amplifier device includes a packaged semiconductor amplifier 111 and a bias circuit 134. The
As shown in FIG. 2A, as viewed from the reference plane QO in the feed branch section of the semiconductor amplifier device of the first embodiment, the load impedance for the fundamental signal is near-open, and the load impedance for the second harmonic signal is near-short.
This feed branch is connected to the first transmission line 40. Then, as shown in FIG. 2B, as viewed from the reference plane Q1 (feed branch connection point) in the semiconductor amplifier device of the first embodiment, the load impedance for the fundamental signal is approximately 50 SI, and the load impedance for the second harmonic signal is near-short.
The electrical length EL4a of the first transmission line 40 is approximately 45 . Thus, as shown in FIG. 2C, as viewed from the reference plane Q2 (output end part 19 of the package) in the semiconductor amplifier device of the first embodiment, the load impedance for the fundamental signal is approximately 50 n, and the load impedance for the second harmonic signal is near-open.
As viewed from the output end part of the package, the load impedance for the fundamental signal is approximately 50 Q, and the load impedance for the second harmonic signal is approximately 50 Q or more. Thus, as shown in FIG. 2D, the load impedance for the second harmonic signal seen from the reference plane Q3 (wire end) is made near-open impedance and inductive.
Furthermore, the inductance of the wire is added. Then, as shown in FIG. 2E, the load impedance for the second harmonic signal seen from the reference plane Q4 (semiconductor end) can be transformed to a further near-open impedance while matching the fundamental signal.
Thus, the load impedance for the second harmonic signal seen from the output end part 19 of the package is set to approximately 50 Q or more by configuring the output bias circuit 34 as described above. As a result, the load impedance for the second harmonic signal seen from the reference plane Q4 (semiconductor amplifying element end) is made near-open impedance. Thus, the efficiency is improved.
FIG. 4A is a configuration diagram of a semiconductor 5 amplifier device according to a comparative example. FIG. 4B
is a circuit diagram of a feed branch section of an external bias circuit.
The semiconductor amplifier device includes a packaged semiconductor amplifier 111 and a bias circuit 134. The
10 packaged semiconductor amplifier 111 includes a semiconductor amplifying element 114, an input matching circuit 112, and an output matching circuit 120. The bias circuit 134 is connected between the output end part 119 of the package and an external load 150. The only difference from the first embodiment shown in FIGS. 1A and 1B is that there is no transmission line having an electrical length of approximately 45 between the connection point 180 connected with the feed branch and the output end part 119 of the package.
FIG. 5A is a Smith chart showing the load impedance seen from the reference plane QO in the feed branch section of the semiconductor amplifier device of the comparative example.
FIG. 5B is a Smith chart showing the load impedance seen from the reference plane Q1 (feed branch connection point). FIG.
5C is a Smith chart showing the load impedance seen from the reference plane Q2. FIG. 5D is a Smith chart showing the load impedance seen from the reference plane Q3. FIG. 5E is a Smith chart showing the load impedance seen from the reference plane Q4 (semiconductor element end).
As shown in FIG. 5A, as viewed from the reference plane QO in the feed branch section of the semiconductor amplifier device of the comparative example, the load impedance for the fundamental signal is near-open, and the load impedance for the second harmonic signal is near-short.
This feed branch is connected. Then, as shown in FIG.
5B, as viewed from the reference plane Q1 (feed branch connection point) in the semiconductor amplifier device of the
FIG. 5A is a Smith chart showing the load impedance seen from the reference plane QO in the feed branch section of the semiconductor amplifier device of the comparative example.
FIG. 5B is a Smith chart showing the load impedance seen from the reference plane Q1 (feed branch connection point). FIG.
5C is a Smith chart showing the load impedance seen from the reference plane Q2. FIG. 5D is a Smith chart showing the load impedance seen from the reference plane Q3. FIG. 5E is a Smith chart showing the load impedance seen from the reference plane Q4 (semiconductor element end).
As shown in FIG. 5A, as viewed from the reference plane QO in the feed branch section of the semiconductor amplifier device of the comparative example, the load impedance for the fundamental signal is near-open, and the load impedance for the second harmonic signal is near-short.
This feed branch is connected. Then, as shown in FIG.
5B, as viewed from the reference plane Q1 (feed branch connection point) in the semiconductor amplifier device of the
11 comparative example, the load impedance for the fundamental signal is approximately 50 0, and the load impedance for the second harmonic signal is near-short.
There is no transmission line between the connection point 180 connected with the feed branch and the output end part 119 of the package. Thus, as shown in FIG. 5C, the load impedance seen from the reference plane Q2 (output end part of the package) in the semiconductor amplifier device of the comparative example is equal to the load impedance seen from the reference plane Q1 (feed branch connection point). The load impedance for the fundamental signal is approximately 50 0, and the load impedance for the second harmonic signal is near-short.
As viewed from the output end part 119 of the package, the load impedance for the fundamental signal is 50 n, but the load impedance for the second harmonic signal is near-short.
Thus, as shown in FIG. 5D, the load impedance for the second harmonic signal seen from the reference plane Q3 (wire end) exhibits a large frequency dependence.
Furthermore, even if the inductance of the wire is added, as shown in FIG. 5E, the load impedance for the second harmonic signal seen from the reference plane Q4 (semiconductor amplifying element end) cannot be transformed to near-open impedance, although the fundamental signal is matched.
Thus, the load impedance for the second harmonic signal seen from the output end part 119 of the package is set to 50 Q
or less by configuring the output bias circuit 134 as described above. As a result, the load impedance for the second harmonic signal seen from the reference plane Q4 (semiconductor amplifying element end) cannot be made near-open impedance. Thus, the efficiency is not improved.
In contrast, in the semiconductor amplifier device according to the first embodiment and the bias circuit 34 constituting the semiconductor amplifier device, the second harmonic signal impedance can be maintained at near-open
There is no transmission line between the connection point 180 connected with the feed branch and the output end part 119 of the package. Thus, as shown in FIG. 5C, the load impedance seen from the reference plane Q2 (output end part of the package) in the semiconductor amplifier device of the comparative example is equal to the load impedance seen from the reference plane Q1 (feed branch connection point). The load impedance for the fundamental signal is approximately 50 0, and the load impedance for the second harmonic signal is near-short.
As viewed from the output end part 119 of the package, the load impedance for the fundamental signal is 50 n, but the load impedance for the second harmonic signal is near-short.
Thus, as shown in FIG. 5D, the load impedance for the second harmonic signal seen from the reference plane Q3 (wire end) exhibits a large frequency dependence.
Furthermore, even if the inductance of the wire is added, as shown in FIG. 5E, the load impedance for the second harmonic signal seen from the reference plane Q4 (semiconductor amplifying element end) cannot be transformed to near-open impedance, although the fundamental signal is matched.
Thus, the load impedance for the second harmonic signal seen from the output end part 119 of the package is set to 50 Q
or less by configuring the output bias circuit 134 as described above. As a result, the load impedance for the second harmonic signal seen from the reference plane Q4 (semiconductor amplifying element end) cannot be made near-open impedance. Thus, the efficiency is not improved.
In contrast, in the semiconductor amplifier device according to the first embodiment and the bias circuit 34 constituting the semiconductor amplifier device, the second harmonic signal impedance can be maintained at near-open
12 impedance while maintaining the fundamental signal matching.
This enables high efficiency operation.
FIG. 6A is a circuit diagram of a semiconductor amplifier device according to a second embodiment. FIG. 6B is a circuit diagram of a feed branch section of an external bias circuit.
The bias circuit 34 can further include an inductor 60 and a grounded shunt capacitor 33 between the other end part of the second transmission line 30 grounded for radio frequency and the power supply terminal 39. The grounded shunt capacitor 33 serves as a good ground for signals in the band.
The inductance L2 of the inductor 60 is set to e.g. 100 nH.
Then, the impedance can be made higher for the second harmonic signal. Thus, the bias circuit 34 can be made less susceptible to the influence of the power supply terminal 39.
Except for the bias circuit 34, the configuration is similar to that of the first embodiment.
FIG. 7A is a Smith chart showing the load impedance seen from the reference plane QO in the feed branch section of the semiconductor amplifier device of the second embodiment.
FIG. 7B is a Smith chart showing the load impedance seen from the reference plane Q1 (feed branch connection point). FIG.
7C is a Smith chart showing the load impedance seen from the reference plane Q2 (output end part of the package). FIG. 7D
is a Smith chart showing the load impedance seen from the reference plane Q3 (wire end). FIG. 7E is a Smith chart showing the load impedance seen from the reference plane Q4 (semiconductor amplifying element end).
As shown in FIG. 7C, the load impedance for the second harmonic signal seen from the reference plane Q2 (output end part 19 of the package) is successfully set to 50 Q or more.
Thus, as shown in FIG. 7E, the load impedance for the second harmonic signal seen from the reference plane Q4 (semiconductor amplifying element end) is made near-open impedance while matching the fundamental signal. Thus, the efficiency is improved.
FIG. 8A is a circuit diagram of a semiconductor amplifier
This enables high efficiency operation.
FIG. 6A is a circuit diagram of a semiconductor amplifier device according to a second embodiment. FIG. 6B is a circuit diagram of a feed branch section of an external bias circuit.
The bias circuit 34 can further include an inductor 60 and a grounded shunt capacitor 33 between the other end part of the second transmission line 30 grounded for radio frequency and the power supply terminal 39. The grounded shunt capacitor 33 serves as a good ground for signals in the band.
The inductance L2 of the inductor 60 is set to e.g. 100 nH.
Then, the impedance can be made higher for the second harmonic signal. Thus, the bias circuit 34 can be made less susceptible to the influence of the power supply terminal 39.
Except for the bias circuit 34, the configuration is similar to that of the first embodiment.
FIG. 7A is a Smith chart showing the load impedance seen from the reference plane QO in the feed branch section of the semiconductor amplifier device of the second embodiment.
FIG. 7B is a Smith chart showing the load impedance seen from the reference plane Q1 (feed branch connection point). FIG.
7C is a Smith chart showing the load impedance seen from the reference plane Q2 (output end part of the package). FIG. 7D
is a Smith chart showing the load impedance seen from the reference plane Q3 (wire end). FIG. 7E is a Smith chart showing the load impedance seen from the reference plane Q4 (semiconductor amplifying element end).
As shown in FIG. 7C, the load impedance for the second harmonic signal seen from the reference plane Q2 (output end part 19 of the package) is successfully set to 50 Q or more.
Thus, as shown in FIG. 7E, the load impedance for the second harmonic signal seen from the reference plane Q4 (semiconductor amplifying element end) is made near-open impedance while matching the fundamental signal. Thus, the efficiency is improved.
FIG. 8A is a circuit diagram of a semiconductor amplifier
13 device according to a third embodiment. FIG. 8B is a circuit diagram of a feed branch section of an external bias circuit.
The bias circuit 34 includes a first transmission line 40, a second transmission line 30, an open stub line 31, and a power supply terminal 39. The first transmission line 40 includes one end part connected to the output end part 19 of the output matching circuit 20, and the other end part connected to the external load 50. The characteristic impedance ZC4 of the first transmission line 40 is set to 50 Q. The characteristic impedance ZC3 of the second transmission line 30 can be set to 50 Q. The electrical length EL3 thereof is set to approximately 900 at the center frequency (fc).
One end part of the second transmission line 30 is connected to the first transmission line 40. One end part of the second transmission line 30 is connected to the first transmission line 40 at a connection position 80 where the electrical length from the output end part 19 is X . Here, 0`)X180 . The characteristic impedance Zc4 of the first transmission line 40 is made equal to the resistance ZL of the external load 50. Then, the electrical length between the connection position 80 and the output terminal 18 does not affect the impedance.
The open stub line 31 includes one end part connected to the other end part of the second transmission line 30 at a connection position 82, and the other end part having an electrical length EL5 of approximately 90 at the center frequency fc and being tip-open. The characteristic impedance Zc5 of the open stub line 31 is set to e.g. 50 Q. The power supply terminal 39 is DC connected to the other end part of the second transmission line 30.
An inductor 60 can be further provided between the other end part of the second transmission line 30 and the power supply terminal 39. The configuration except for the bias circuit 34 is the same as that of the first embodiment.
The other end part of the second transmission line 30 is grounded not by a lumped-parameter ground capacitance, but
The bias circuit 34 includes a first transmission line 40, a second transmission line 30, an open stub line 31, and a power supply terminal 39. The first transmission line 40 includes one end part connected to the output end part 19 of the output matching circuit 20, and the other end part connected to the external load 50. The characteristic impedance ZC4 of the first transmission line 40 is set to 50 Q. The characteristic impedance ZC3 of the second transmission line 30 can be set to 50 Q. The electrical length EL3 thereof is set to approximately 900 at the center frequency (fc).
One end part of the second transmission line 30 is connected to the first transmission line 40. One end part of the second transmission line 30 is connected to the first transmission line 40 at a connection position 80 where the electrical length from the output end part 19 is X . Here, 0`)X180 . The characteristic impedance Zc4 of the first transmission line 40 is made equal to the resistance ZL of the external load 50. Then, the electrical length between the connection position 80 and the output terminal 18 does not affect the impedance.
The open stub line 31 includes one end part connected to the other end part of the second transmission line 30 at a connection position 82, and the other end part having an electrical length EL5 of approximately 90 at the center frequency fc and being tip-open. The characteristic impedance Zc5 of the open stub line 31 is set to e.g. 50 Q. The power supply terminal 39 is DC connected to the other end part of the second transmission line 30.
An inductor 60 can be further provided between the other end part of the second transmission line 30 and the power supply terminal 39. The configuration except for the bias circuit 34 is the same as that of the first embodiment.
The other end part of the second transmission line 30 is grounded not by a lumped-parameter ground capacitance, but
14 by the open stub line 31 having an electrical length EL5 of approximately 900 at the center frequency fc. Thus, at the connection position 82 of the open stub line 31, the impedance for the fundamental signal is near-short impedance. On the other hand, at the connection position 82 of the open stub line 31, the impedance for the second harmonic signal is made near-open impedance.
FIG. 9A is a Smith chart showing the load impedance seen from the reference plane QO in the feed branch section of the semiconductor amplifier device (X=0 ) of the third embodiment. FIG. 9B
is a Smith chart showing the load impedance seen from the reference plane Q1 (feed branch connection point). FIG. 9C is a Smith chart showing the load impedance seen from the reference plane Q2 (output end part of the package). FIG. 9D is a Smith chart showing the load impedance seen from the reference plane Q3. FIG. 9E is a Smith chart showing the load impedance seen from the reference plane Q4.
As shown in FIG. 9A, as viewed from the reference plane QO in the feed branch section of the semiconductor amplifier device of the third embodiment, the load impedance for the fundamental signal is near-open, and the load impedance for the second harmonic signal is also near-open.
This feed branch is connected. Then, as shown in FIG.
9B, as viewed from the reference plane Q1 (feed branch connection point) in the semiconductor amplifier device of the third embodiment, the load impedance for the fundamental signal is approximately 50 Q, and the load impedance for the second harmonic signal is also approximately 50 O.
Also when the electrical length X of the first transmission line 40 is 00, as shown in FIG. 9C, as viewed from the reference plane Q2 (output end part 19 of the package) in the semiconductor amplifier device of the third embodiment, the load impedance for the fundamental signal is approximately 50 0, and the load impedance for the second harmonic signal is approximately 50 a.
As viewed from the output end part 19 of the package, the load impedance for the fundamental signal is approximately 50 0, and the load impedance for the second harmonic signal is approximately 50 0. Thus, as shown in FIG. 9D, the load 5 impedance for the second harmonic signal seen from the reference plane Q3 (wire end) is made near-open impedance and inductive.
Furthermore, the inductance of the wire is added. Then, as shown in FIG. 9E, the load impedance for the second 10 harmonic signal seen from the reference plane Q4 (semiconductor amplifying element end) can be transformed to a further near-open impedance while matching the fundamental signal.
Thus, also when X=0 , the load impedance for the second
FIG. 9A is a Smith chart showing the load impedance seen from the reference plane QO in the feed branch section of the semiconductor amplifier device (X=0 ) of the third embodiment. FIG. 9B
is a Smith chart showing the load impedance seen from the reference plane Q1 (feed branch connection point). FIG. 9C is a Smith chart showing the load impedance seen from the reference plane Q2 (output end part of the package). FIG. 9D is a Smith chart showing the load impedance seen from the reference plane Q3. FIG. 9E is a Smith chart showing the load impedance seen from the reference plane Q4.
As shown in FIG. 9A, as viewed from the reference plane QO in the feed branch section of the semiconductor amplifier device of the third embodiment, the load impedance for the fundamental signal is near-open, and the load impedance for the second harmonic signal is also near-open.
This feed branch is connected. Then, as shown in FIG.
9B, as viewed from the reference plane Q1 (feed branch connection point) in the semiconductor amplifier device of the third embodiment, the load impedance for the fundamental signal is approximately 50 Q, and the load impedance for the second harmonic signal is also approximately 50 O.
Also when the electrical length X of the first transmission line 40 is 00, as shown in FIG. 9C, as viewed from the reference plane Q2 (output end part 19 of the package) in the semiconductor amplifier device of the third embodiment, the load impedance for the fundamental signal is approximately 50 0, and the load impedance for the second harmonic signal is approximately 50 a.
As viewed from the output end part 19 of the package, the load impedance for the fundamental signal is approximately 50 0, and the load impedance for the second harmonic signal is approximately 50 0. Thus, as shown in FIG. 9D, the load 5 impedance for the second harmonic signal seen from the reference plane Q3 (wire end) is made near-open impedance and inductive.
Furthermore, the inductance of the wire is added. Then, as shown in FIG. 9E, the load impedance for the second 10 harmonic signal seen from the reference plane Q4 (semiconductor amplifying element end) can be transformed to a further near-open impedance while matching the fundamental signal.
Thus, also when X=0 , the load impedance for the second
15 harmonic signal seen from the output end part 19 of the package is set to approximately 50 0 or more by configuring the output bias circuit 34 using the open stub line 31 as described above. As a result, the load impedance for the second harmonic signal seen from the reference plane Q4 (semiconductor amplifying element end) is made near-open impedance. Thus, the efficiency is improved.
FIG. 10A is a Smith chart showing the load impedance seen from the reference plane QO in the feed branch section of the semiconductor amplifier device (X=45 ) of the third embodiment. FIG. 10B is a Smith chart showing the load impedance seen from the reference plane Q1 (feed branch connection point). FIG. 10C is a Smith chart showing the load impedance seen from the reference plane Q2 (output end part of the package). FIG. 10D is a Smith chart showing the load impedance seen from the reference plane Q3 (wire end). FIG.
10E is a Smith chart showing the load impedance seen from the reference plane Q4 (semiconductor element end).
As shown in FIG. 10B, as viewed from the reference plane Q1 (feed branch connection point) in the semiconductor amplifier device of the third embodiment, the load impedance for the fundamental signal is approximately 50 0, and the load
FIG. 10A is a Smith chart showing the load impedance seen from the reference plane QO in the feed branch section of the semiconductor amplifier device (X=45 ) of the third embodiment. FIG. 10B is a Smith chart showing the load impedance seen from the reference plane Q1 (feed branch connection point). FIG. 10C is a Smith chart showing the load impedance seen from the reference plane Q2 (output end part of the package). FIG. 10D is a Smith chart showing the load impedance seen from the reference plane Q3 (wire end). FIG.
10E is a Smith chart showing the load impedance seen from the reference plane Q4 (semiconductor element end).
As shown in FIG. 10B, as viewed from the reference plane Q1 (feed branch connection point) in the semiconductor amplifier device of the third embodiment, the load impedance for the fundamental signal is approximately 50 0, and the load
16 impedance for the second harmonic signal is also approximately 50 Q. Thus, also in the case of X=45 , as shown in FIG. 10C, as viewed from the reference plane Q2 (output end part 19 of the package) in the semiconductor amplifier device of the third embodiment, the load impedance for the fundamental signal is approximately 50 Q, and the load impedance for the second harmonic signal is approximately 50 Q.
As viewed from the output end part 19 of the package, the load impedance for the fundamental signal is approximately 50 Q, and the load impedance for the second harmonic signal is approximately 50 Q. Thus, as shown in FIG. 10D, the load impedance for the second harmonic signal seen from the reference plane Q3 (wire end) is made near-open impedance and inductive.
Furthermore, the inductance of the wire is added. Then, as shown in FIG. 10E, the load impedance for the second harmonic signal seen from the reference plane Q4 (semiconductor amplifying element end) can be transformed to a further near-open impedance while matching the fundamental signal.
Thus, also when X=45 , the load impedance for the second harmonic signal seen from the output end part 19 of the package is set to approximately 50 c or more by configuring the output bias circuit 34 using the open stub line 31 as described above. As a result, the load impedance for the second harmonic signal seen from the reference plane Q4 (semiconductor amplifying element end) is made near-open impedance. Thus, the efficiency is improved. In the bias circuit 34 of the third embodiment, the electrical length EL4a of the first transmission line 40 can be set arbitrarily. This increases the degree of freedom of the layout of the bias circuit 34.
FIG. 11A is a circuit diagram of a semiconductor amplifier device according to a fourth embodiment. FIG. 11B is a circuit diagram of a feed branch section of an external bias circuit.
In addition to the bias circuit of the first embodiment,
As viewed from the output end part 19 of the package, the load impedance for the fundamental signal is approximately 50 Q, and the load impedance for the second harmonic signal is approximately 50 Q. Thus, as shown in FIG. 10D, the load impedance for the second harmonic signal seen from the reference plane Q3 (wire end) is made near-open impedance and inductive.
Furthermore, the inductance of the wire is added. Then, as shown in FIG. 10E, the load impedance for the second harmonic signal seen from the reference plane Q4 (semiconductor amplifying element end) can be transformed to a further near-open impedance while matching the fundamental signal.
Thus, also when X=45 , the load impedance for the second harmonic signal seen from the output end part 19 of the package is set to approximately 50 c or more by configuring the output bias circuit 34 using the open stub line 31 as described above. As a result, the load impedance for the second harmonic signal seen from the reference plane Q4 (semiconductor amplifying element end) is made near-open impedance. Thus, the efficiency is improved. In the bias circuit 34 of the third embodiment, the electrical length EL4a of the first transmission line 40 can be set arbitrarily. This increases the degree of freedom of the layout of the bias circuit 34.
FIG. 11A is a circuit diagram of a semiconductor amplifier device according to a fourth embodiment. FIG. 11B is a circuit diagram of a feed branch section of an external bias circuit.
In addition to the bias circuit of the first embodiment,
17 the bias circuit 34 further includes a third transmission line 37 and a grounded shunt capacitor 38. The third transmission line 37 is provided between the other end part of the second transmission line 30 and the power supply terminal 39. The grounded shunt capacitor 38 is provided between the power supply terminal 39 and the ground. The characteristic impedance Zc6 of the third transmission line 37 is set to 50 Q.
The electrical length EL6 of the third transmission line 37 is made arbitrary. The capacitance C3 of the grounded shunt capacitor 38 is set to e.g. 10 F. Except for the bias circuit 34, the configuration is the same as that of the first embodiment.
FIG. 12A is a Smith chart showing the load impedance seen from the reference plane QO in the feed branch section of the semiconductor amplifier device of the fourth embodiment.
FIG. 12B is a Smith chart showing the load impedance seen from the reference plane Q1 (feed branch connection point).
FIG. 12C is a Smith chart showing the load impedance seen from the reference plane Q2 (output end part of the package).
FIG. 12D is a Smith chart showing the load impedance seen from the reference plane Q3 (wire end). FIG. 12E is a Smith chart showing the load impedance seen from the reference plane Q4 (semiconductor amplifying element end).
The electrical length EL6 of the third transmission line 37 is arbitrary. However, its connection point 82 is grounded by the lumped-parameter ground capacitance 38. Thus, as shown in FIG. 12A, as viewed from the reference plane QO in the feed branch section of the semiconductor amplifier device of the fourth embodiment, the load impedance for the fundamental signal is near-open, and the load impedance for the second harmonic signal is near-short.
This feed branch is connected. Then, as shown in FIG.
12B, as viewed from the reference plane Q1 (feed branch connection point) in the semiconductor amplifier device of the fourth embodiment, the load impedance for the fundamental signal is approximately 50 0, and the load impedance for the second harmonic signal is near-short.
The electrical length EL6 of the third transmission line 37 is made arbitrary. The capacitance C3 of the grounded shunt capacitor 38 is set to e.g. 10 F. Except for the bias circuit 34, the configuration is the same as that of the first embodiment.
FIG. 12A is a Smith chart showing the load impedance seen from the reference plane QO in the feed branch section of the semiconductor amplifier device of the fourth embodiment.
FIG. 12B is a Smith chart showing the load impedance seen from the reference plane Q1 (feed branch connection point).
FIG. 12C is a Smith chart showing the load impedance seen from the reference plane Q2 (output end part of the package).
FIG. 12D is a Smith chart showing the load impedance seen from the reference plane Q3 (wire end). FIG. 12E is a Smith chart showing the load impedance seen from the reference plane Q4 (semiconductor amplifying element end).
The electrical length EL6 of the third transmission line 37 is arbitrary. However, its connection point 82 is grounded by the lumped-parameter ground capacitance 38. Thus, as shown in FIG. 12A, as viewed from the reference plane QO in the feed branch section of the semiconductor amplifier device of the fourth embodiment, the load impedance for the fundamental signal is near-open, and the load impedance for the second harmonic signal is near-short.
This feed branch is connected. Then, as shown in FIG.
12B, as viewed from the reference plane Q1 (feed branch connection point) in the semiconductor amplifier device of the fourth embodiment, the load impedance for the fundamental signal is approximately 50 0, and the load impedance for the second harmonic signal is near-short.
18 The electrical length EL4a of the first transmission line 40 is approximately 45 . Thus, as shown in FIG. 12C, as viewed from the reference plane Q2 (output end part 19 of the package) in the semiconductor amplifier device of the fourth embodiment, the load impedance for the fundamental signal is approximately 50 Q, and the load impedance for the second harmonic signal is near-open.
As viewed from the output end part 19 of the package, the load impedance for the fundamental signal is 50 Q, and the load impedance for the second harmonic signal is 50 c or more.
Thus, as shown in FIG. 12D, the load impedance for the second harmonic signal seen from the reference plane Q3 (wire end) is made near-open impedance and inductive.
Furthermore, the inductance of the wire is added. Then, as shown in FIG. 12E, the load impedance for the second harmonic signal seen from the reference plane Q4 (semiconductor amplifying element end) can be transformed to a further near-open impedance while matching the fundamental signal.
Thus, the load impedance for the second harmonic signal seen from the output end part 19 of the package is set to 50 S2 or more by configuring the output bias circuit 34 as described above. As a result, the load impedance for the second harmonic signal seen from the reference plane Q4 (semiconductor amplifying element end) is made near-open impedance. Thus, the efficiency is improved.
FIG. 13A is a circuit diagram of a semiconductor amplifier device according to a fifth embodiment. FIG. 138 is a circuit diagram of a feed branch section of an external bias circuit.
The bias circuit 34 includes an open stub line 31 instead of the grounded shunt capacitor 32 of the bias circuit of the fourth embodiment. The characteristic impedance Zc6 of the third transmission line 37 is set to 50 S2. The electrical length EL6 of the third transmission line 37 is set to approximately 45 .
The capacitance C3 of the grounded shunt capacitor 38 is set to e.g. 10 F. The electrical length EL4a of the first transmission
As viewed from the output end part 19 of the package, the load impedance for the fundamental signal is 50 Q, and the load impedance for the second harmonic signal is 50 c or more.
Thus, as shown in FIG. 12D, the load impedance for the second harmonic signal seen from the reference plane Q3 (wire end) is made near-open impedance and inductive.
Furthermore, the inductance of the wire is added. Then, as shown in FIG. 12E, the load impedance for the second harmonic signal seen from the reference plane Q4 (semiconductor amplifying element end) can be transformed to a further near-open impedance while matching the fundamental signal.
Thus, the load impedance for the second harmonic signal seen from the output end part 19 of the package is set to 50 S2 or more by configuring the output bias circuit 34 as described above. As a result, the load impedance for the second harmonic signal seen from the reference plane Q4 (semiconductor amplifying element end) is made near-open impedance. Thus, the efficiency is improved.
FIG. 13A is a circuit diagram of a semiconductor amplifier device according to a fifth embodiment. FIG. 138 is a circuit diagram of a feed branch section of an external bias circuit.
The bias circuit 34 includes an open stub line 31 instead of the grounded shunt capacitor 32 of the bias circuit of the fourth embodiment. The characteristic impedance Zc6 of the third transmission line 37 is set to 50 S2. The electrical length EL6 of the third transmission line 37 is set to approximately 45 .
The capacitance C3 of the grounded shunt capacitor 38 is set to e.g. 10 F. The electrical length EL4a of the first transmission
19 line 40 can be set arbitrarily. Except for the bias circuit 34, the configuration is the same as that of the first embodiment.
FIG. 14A is a Smith chart showing the load impedance seen from the reference plane QO in the feed branch section of the semiconductor amplifier device of the fifth embodiment.
FIG. 14B is a Smith chart showing the load impedance seen from the reference plane Q1 (feed branch connection point).
FIG. 14C is a Smith chart showing the load impedance seen from the reference plane Q2 (output end part of the package).
FIG. 14D is a Smith chart showing the load impedance seen from the reference plane Q3 (wire end). FIG. 14E is a Smith chart showing the load impedance seen from the reference plane Q4 (semiconductor amplifying element end).
The electrical length EL6 of the third transmission line 37 is set to approximately 45 . Thus, even if its tip is grounded by the lumped-parameter ground capacitance 38, the impedance for the second harmonic signal at the connection point 82 is near-open. Furthermore, the open stub line 31 is used instead of the grounded shunt capacitor 32. Thus, as shown in FIG.
14A, as viewed from the reference plane QO in the feed branch section of the semiconductor amplifier device of the fifth embodiment, the load impedance for the fundamental signal is near-open, and the load impedance for the second harmonic signal is also near-open.
This feed branch is connected. Then, as shown in FIG.
14B, as viewed from the reference plane Q1 (feed branch connection point), the load impedance for the fundamental signal is approximately 50 SI, and the load impedance for the second harmonic signal is also approximately 50 SI.
Also when the electrical length EL4a of the first transmission line 40 is 0 , as shown in FIG. 14C, as viewed from the reference plane Q2 (output end part 19 of the package) in the semiconductor amplifier device of the fifth embodiment, the load impedance for the fundamental signal is approximately 50 SI, and the load impedance for the second harmonic signal is also approximately 50 SI.
As viewed from the output end part 19 of the package, the load impedance for the fundamental signal is approximately 50 0, and the load impedance for the second harmonic signal is also approximately 50 Q. Thus, as shown in FIG. 14D, the load 5 impedance for the second harmonic signals seen from the reference plane Q3 (wire end) is made near-open impedance and inductive.
Furthermore, the inductance of the wire is added. Then, as shown in FIG. 14E, the load impedance for the second 10 harmonic signal seen from the reference plane Q4 (semiconductor amplifying element end) can be transformed to a further near-open impedance while matching the fundamental signal.
Thus, the load impedance for the second harmonic signal 15 seen from the output end part 19 of the package is set to approximately 50 0 by configuring the output bias circuit 34 as described above. As a result, the load impedance for the second harmonic signal seen from the reference plane Q4 (semiconductor amplifying element end) is made near-open
FIG. 14A is a Smith chart showing the load impedance seen from the reference plane QO in the feed branch section of the semiconductor amplifier device of the fifth embodiment.
FIG. 14B is a Smith chart showing the load impedance seen from the reference plane Q1 (feed branch connection point).
FIG. 14C is a Smith chart showing the load impedance seen from the reference plane Q2 (output end part of the package).
FIG. 14D is a Smith chart showing the load impedance seen from the reference plane Q3 (wire end). FIG. 14E is a Smith chart showing the load impedance seen from the reference plane Q4 (semiconductor amplifying element end).
The electrical length EL6 of the third transmission line 37 is set to approximately 45 . Thus, even if its tip is grounded by the lumped-parameter ground capacitance 38, the impedance for the second harmonic signal at the connection point 82 is near-open. Furthermore, the open stub line 31 is used instead of the grounded shunt capacitor 32. Thus, as shown in FIG.
14A, as viewed from the reference plane QO in the feed branch section of the semiconductor amplifier device of the fifth embodiment, the load impedance for the fundamental signal is near-open, and the load impedance for the second harmonic signal is also near-open.
This feed branch is connected. Then, as shown in FIG.
14B, as viewed from the reference plane Q1 (feed branch connection point), the load impedance for the fundamental signal is approximately 50 SI, and the load impedance for the second harmonic signal is also approximately 50 SI.
Also when the electrical length EL4a of the first transmission line 40 is 0 , as shown in FIG. 14C, as viewed from the reference plane Q2 (output end part 19 of the package) in the semiconductor amplifier device of the fifth embodiment, the load impedance for the fundamental signal is approximately 50 SI, and the load impedance for the second harmonic signal is also approximately 50 SI.
As viewed from the output end part 19 of the package, the load impedance for the fundamental signal is approximately 50 0, and the load impedance for the second harmonic signal is also approximately 50 Q. Thus, as shown in FIG. 14D, the load 5 impedance for the second harmonic signals seen from the reference plane Q3 (wire end) is made near-open impedance and inductive.
Furthermore, the inductance of the wire is added. Then, as shown in FIG. 14E, the load impedance for the second 10 harmonic signal seen from the reference plane Q4 (semiconductor amplifying element end) can be transformed to a further near-open impedance while matching the fundamental signal.
Thus, the load impedance for the second harmonic signal 15 seen from the output end part 19 of the package is set to approximately 50 0 by configuring the output bias circuit 34 as described above. As a result, the load impedance for the second harmonic signal seen from the reference plane Q4 (semiconductor amplifying element end) is made near-open
20 impedance. Thus, the efficiency is improved.
In the bias circuit 34 of the fifth embodiment, the electrical length EL4a of the first transmission line 40 can be set arbitrarily. This increases the degree of freedom of the layout of the bias circuit 34.
In the semiconductor amplifier device according to the first to fifth embodiments and the bias circuit used therein, as viewed from the output end part of the package, the load impedance for the fundamental signal is 50 Q, and the load impedance for the second harmonic signal is approximately 50 0 or more. Thus, the second harmonic signal impedance can be set to near-open impedance while maintaining the fundamental signal matching. This facilitates high efficiency operation of the semiconductor amplifier device. Such a semiconductor amplifier device can be widely used in radar devices and microwave communication device.
While certain embodiments have been described, these
In the bias circuit 34 of the fifth embodiment, the electrical length EL4a of the first transmission line 40 can be set arbitrarily. This increases the degree of freedom of the layout of the bias circuit 34.
In the semiconductor amplifier device according to the first to fifth embodiments and the bias circuit used therein, as viewed from the output end part of the package, the load impedance for the fundamental signal is 50 Q, and the load impedance for the second harmonic signal is approximately 50 0 or more. Thus, the second harmonic signal impedance can be set to near-open impedance while maintaining the fundamental signal matching. This facilitates high efficiency operation of the semiconductor amplifier device. Such a semiconductor amplifier device can be widely used in radar devices and microwave communication device.
While certain embodiments have been described, these
21 embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel embodiments described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the embodiments described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modification as would fall within the scope and spirit of the inventions.
Claims (14)
1. A semiconductor amplifier bias circuit provided between an output matching circuit of a semiconductor amplifying element and an external load comprising:
a first transmission line connected to an output end part of the output matching circuit and the external load;
a first grounded shunt capacitor;
a second transmission line including one end part connected to the first transmission line and the other end part connected to the first grounded shunt capacitor, electrical length of the second transmission line being approximately 900 at a center frequency of a band, the one end part being connected to the first transmission line at a position apart from the output end part by an electrical length of approximately 45 at the center frequency; and a power supply terminal connected to a connection point of the first grounded shunt capacitor and the other end part of the second transmission line.
a first transmission line connected to an output end part of the output matching circuit and the external load;
a first grounded shunt capacitor;
a second transmission line including one end part connected to the first transmission line and the other end part connected to the first grounded shunt capacitor, electrical length of the second transmission line being approximately 900 at a center frequency of a band, the one end part being connected to the first transmission line at a position apart from the output end part by an electrical length of approximately 45 at the center frequency; and a power supply terminal connected to a connection point of the first grounded shunt capacitor and the other end part of the second transmission line.
2. The circuit according to claim 1, further comprising:
an inductor provided between the other end part of the second transmission line and the power supply terminal; and a second grounded shunt capacitor provided at a connection point of the inductor and the power supply terminal.
an inductor provided between the other end part of the second transmission line and the power supply terminal; and a second grounded shunt capacitor provided at a connection point of the inductor and the power supply terminal.
3. The circuit according to claim 1, further comprising:
a third transmission line provided between the other end part of the second transmission line and the power supply terminal; and a second grounded shunt capacitor provided at a connection point of the third transmission line and the power supply terminal.
a third transmission line provided between the other end part of the second transmission line and the power supply terminal; and a second grounded shunt capacitor provided at a connection point of the third transmission line and the power supply terminal.
4. The circuit according to claim 1, wherein a characteristic impedance of the first transmission line is made equal to a resistance of the external load.
5. A semiconductor amplifier bias circuit provided between an output matching circuit of a semiconductor amplifying element and an external load comprising:
a first transmission line connected to an output end part of the output matching circuit and the external load;
a second transmission line including one end part connected to the first transmission line, electrical length of the second transmission line being approximately 90 at a center frequency of a band;
an open stub line including one end part connected to the other end part of the second transmission line and the other end part made open, an electrical length of the open stub line being approximately 900 at the center frequency; and a power supply terminal connected to the other end part of the second transmission line.
a first transmission line connected to an output end part of the output matching circuit and the external load;
a second transmission line including one end part connected to the first transmission line, electrical length of the second transmission line being approximately 90 at a center frequency of a band;
an open stub line including one end part connected to the other end part of the second transmission line and the other end part made open, an electrical length of the open stub line being approximately 900 at the center frequency; and a power supply terminal connected to the other end part of the second transmission line.
6. The circuit according to claim 5, wherein a characteristic impedance of the first transmission line is made equal to a resistance of the external load.
7. A semiconductor amplifier bias circuit provided between an output matching circuit of a semiconductor amplifying element and an external load comprising:
a first transmission line connected to an output end part of the output matching circuit and the external load;
a second transmission line including one end part connected to the first transmission line, electrical length of the second transmission line being approximately 90° at a center frequency of a band ;
an open stub line including one end part connected to the other end part of the second transmission line and the other end part made open, an electrical length of the open stub line at the center frequency being approximately 90° at the center frequency;
a third transmission line including one end part connected to a connection point of the other end part of the second transmission line and the one end part of the open stub line, electrical length of the third transmission line being approximately 45° at the center frequency;
a second grounded shunt capacitor connected to another end part of the third transmission line; and a power supply terminal connected to a connection point of the other end part of the third transmission line and the grounded shunt capacitor.
a first transmission line connected to an output end part of the output matching circuit and the external load;
a second transmission line including one end part connected to the first transmission line, electrical length of the second transmission line being approximately 90° at a center frequency of a band ;
an open stub line including one end part connected to the other end part of the second transmission line and the other end part made open, an electrical length of the open stub line at the center frequency being approximately 90° at the center frequency;
a third transmission line including one end part connected to a connection point of the other end part of the second transmission line and the one end part of the open stub line, electrical length of the third transmission line being approximately 45° at the center frequency;
a second grounded shunt capacitor connected to another end part of the third transmission line; and a power supply terminal connected to a connection point of the other end part of the third transmission line and the grounded shunt capacitor.
8. The circuit according to claim 7, wherein a characteristic impedance of the first transmission line is made equal to a resistance of the external load.
9. A semiconductor amplifier device comprising:
the semiconductor amplifier bias circuit according to claim 1;
a semiconductor amplifying element; and an output matching circuit including a bonding wire connected to the semiconductor amplifying element and a transmission line connected to the bonding wire, an electrical length of the transmission line at an upper limit frequency of the band being 90° or less at an upper limit frequency of the band.
the semiconductor amplifier bias circuit according to claim 1;
a semiconductor amplifying element; and an output matching circuit including a bonding wire connected to the semiconductor amplifying element and a transmission line connected to the bonding wire, an electrical length of the transmission line at an upper limit frequency of the band being 90° or less at an upper limit frequency of the band.
10. The device according to claim 9, wherein the semiconductor amplifying element is one of HEMT and MESFET.
11. A semiconductor amplifier device comprising:
the semiconductor amplifier bias circuit according to claim 5;
a semiconductor amplifying element; and an output matching circuit including a bonding wire connected to the semiconductor amplifying element and a transmission line connected to the bonding wire, an electrical length of the transmission line at an upper limit frequency of the band being 900 or less at an upper limit frequency of the band.
the semiconductor amplifier bias circuit according to claim 5;
a semiconductor amplifying element; and an output matching circuit including a bonding wire connected to the semiconductor amplifying element and a transmission line connected to the bonding wire, an electrical length of the transmission line at an upper limit frequency of the band being 900 or less at an upper limit frequency of the band.
12. The device according to claim 11, wherein the semiconductor amplifying element is one of HEMT and MESFET.
13. A semiconductor amplifier device comprising:
the semiconductor amplifier bias circuit according to claim 7;
a semiconductor amplifying element; and an output matching circuit including a bonding wire connected to the semiconductor amplifying element and a transmission line connected to the bonding wire, an electrical length of the transmission line at an upper limit frequency of the band being 900 or less at an upper limit frequency of the band.
the semiconductor amplifier bias circuit according to claim 7;
a semiconductor amplifying element; and an output matching circuit including a bonding wire connected to the semiconductor amplifying element and a transmission line connected to the bonding wire, an electrical length of the transmission line at an upper limit frequency of the band being 900 or less at an upper limit frequency of the band.
14. The device according to claim 13, wherein the semiconductor amplifying element is one of HEMT and MESFET.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2014-222927 | 2014-10-31 | ||
| JP2014222927A JP6049673B2 (en) | 2014-10-31 | 2014-10-31 | Semiconductor amplifier |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CA2900000A1 true CA2900000A1 (en) | 2016-04-30 |
| CA2900000C CA2900000C (en) | 2018-05-22 |
Family
ID=53514082
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA2900000A Active CA2900000C (en) | 2014-10-31 | 2015-08-10 | Semiconductor amplifier bias circuit and semiconductor amplifier device |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US9590562B2 (en) |
| EP (1) | EP3016281B1 (en) |
| JP (1) | JP6049673B2 (en) |
| KR (1) | KR101711739B1 (en) |
| CN (1) | CN106208970B (en) |
| AU (1) | AU2015210468B2 (en) |
| CA (1) | CA2900000C (en) |
| TW (1) | TW201616804A (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6109868B2 (en) | 2015-03-06 | 2017-04-05 | 株式会社東芝 | High frequency amplifier |
| US9979361B1 (en) * | 2016-12-27 | 2018-05-22 | Nxp Usa, Inc. | Input circuits for RF amplifier devices, and methods of manufacture thereof |
| EP3937375A1 (en) * | 2020-07-09 | 2022-01-12 | Infineon Technologies AG | Device including power transistor and dc feed path and method |
Family Cites Families (38)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3006252B2 (en) * | 1992-01-10 | 2000-02-07 | 三菱電機株式会社 | Semiconductor amplifier |
| JPH0738350A (en) * | 1993-07-20 | 1995-02-07 | Fujitsu Ltd | Power amplifier |
| JPH09172335A (en) * | 1995-12-20 | 1997-06-30 | Fujitsu Ltd | High frequency circuit |
| US6066997A (en) * | 1996-09-13 | 2000-05-23 | Denso Corporation | Frequency multiplier with fundamental wave reflection |
| JP2001217659A (en) * | 2000-02-03 | 2001-08-10 | Mitsubishi Electric Corp | Microwave amplifier |
| US6806767B2 (en) * | 2002-07-09 | 2004-10-19 | Anadigics, Inc. | Power amplifier with load switching circuit |
| JP3663397B2 (en) * | 2002-08-30 | 2005-06-22 | 株式会社東芝 | High frequency power amplifier |
| US7038547B2 (en) * | 2003-10-20 | 2006-05-02 | Freescale Semiconductor, Inc. | Amplifier circuit |
| US7245186B2 (en) * | 2004-07-02 | 2007-07-17 | Integrated System Solution Corp. | Bandpass amplifier |
| US7176769B1 (en) * | 2004-11-29 | 2007-02-13 | Hrl Laboratories, Llc | Harmonic termination circuit for medium bandwidth microwave power amplifiers |
| US7345539B2 (en) * | 2005-02-10 | 2008-03-18 | Raytheon Company | Broadband microwave amplifier |
| JP4838572B2 (en) * | 2005-11-24 | 2011-12-14 | 株式会社エヌ・ティ・ティ・ドコモ | Stabilization circuit, multiband amplifier circuit |
| JP4485487B2 (en) * | 2006-05-11 | 2010-06-23 | シャープ株式会社 | Power amplifier |
| JP4936965B2 (en) | 2007-04-12 | 2012-05-23 | 株式会社東芝 | Class F amplifier circuit |
| KR20090071834A (en) * | 2007-12-28 | 2009-07-02 | 성균관대학교산학협력단 | Doherty Amplifier Using Harmonic Tuning |
| JP2009253785A (en) * | 2008-04-09 | 2009-10-29 | Panasonic Corp | Multiband high-frequency power amplifier |
| JP2010087934A (en) * | 2008-09-30 | 2010-04-15 | Panasonic Corp | Matching circuit, high-frequency power amplifier and cellular phone |
| EP2262107B1 (en) * | 2009-06-10 | 2012-09-12 | Alcatel Lucent | Inverse class F amplifier and method |
| JP5253321B2 (en) * | 2009-08-04 | 2013-07-31 | 三菱電機株式会社 | Broadband amplifier |
| JP5618713B2 (en) | 2010-09-02 | 2014-11-05 | 株式会社アルバック | Thin film forming apparatus and thin film forming method |
| JP5367743B2 (en) | 2011-02-28 | 2013-12-11 | 株式会社東芝 | Class C amplifier |
| JP5367744B2 (en) | 2011-02-28 | 2013-12-11 | 株式会社東芝 | Class AB amplifier |
| JP5450479B2 (en) | 2011-02-28 | 2014-03-26 | 株式会社東芝 | Class AB amplifier |
| JP5642048B2 (en) | 2011-11-16 | 2014-12-17 | 株式会社東芝 | Power amplifier |
| US8994456B2 (en) * | 2012-01-30 | 2015-03-31 | International Business Machines Corporation | Multi-stage amplifier using tunable transmission lines and frequency response calibration of same |
| JP5603893B2 (en) | 2012-03-08 | 2014-10-08 | 株式会社東芝 | High frequency semiconductor amplifier |
| US9035702B2 (en) | 2012-03-08 | 2015-05-19 | Kabushiki Kaisha Toshiba | Microwave semiconductor amplifier |
| JP5468095B2 (en) * | 2012-03-08 | 2014-04-09 | 株式会社東芝 | High frequency semiconductor amplifier |
| JP2014207576A (en) | 2013-04-12 | 2014-10-30 | 株式会社東芝 | Field effect transistor and high frequency amplification circuit |
| JP2014207332A (en) | 2013-04-12 | 2014-10-30 | 株式会社東芝 | Field effect transistor and high frequency amplification circuit |
| JP2014207333A (en) | 2013-04-12 | 2014-10-30 | 株式会社東芝 | Field effect transistor and high frequency amplification circuit |
| JP2015149626A (en) | 2014-02-06 | 2015-08-20 | 株式会社東芝 | High frequency semiconductor amplifier |
| JP2015149627A (en) | 2014-02-06 | 2015-08-20 | 株式会社東芝 | High frequency semiconductor amplifier |
| JP6383224B2 (en) | 2014-09-08 | 2018-08-29 | 株式会社東芝 | Semiconductor amplifier |
| JP6189880B2 (en) | 2015-01-27 | 2017-08-30 | 株式会社東芝 | High frequency semiconductor amplifier |
| JP6189881B2 (en) | 2015-01-27 | 2017-08-30 | 株式会社東芝 | High frequency semiconductor amplifier |
| JP6190399B2 (en) | 2015-01-28 | 2017-08-30 | 株式会社東芝 | High frequency semiconductor amplifier |
| CN105245192A (en) * | 2015-10-31 | 2016-01-13 | 中国人民解放军空军工程大学 | A Doherty Power Amplifier |
-
2014
- 2014-10-31 JP JP2014222927A patent/JP6049673B2/en active Active
-
2015
- 2015-05-25 TW TW104116681A patent/TW201616804A/en unknown
- 2015-06-23 KR KR1020150088877A patent/KR101711739B1/en active Active
- 2015-06-30 CN CN201510385765.6A patent/CN106208970B/en active Active
- 2015-07-06 EP EP15175539.4A patent/EP3016281B1/en active Active
- 2015-08-04 US US14/817,583 patent/US9590562B2/en active Active
- 2015-08-10 AU AU2015210468A patent/AU2015210468B2/en active Active
- 2015-08-10 CA CA2900000A patent/CA2900000C/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| AU2015210468B2 (en) | 2017-05-18 |
| TW201616804A (en) | 2016-05-01 |
| CN106208970A (en) | 2016-12-07 |
| US9590562B2 (en) | 2017-03-07 |
| KR20160051544A (en) | 2016-05-11 |
| CA2900000C (en) | 2018-05-22 |
| EP3016281B1 (en) | 2018-08-22 |
| EP3016281A1 (en) | 2016-05-04 |
| AU2015210468A1 (en) | 2016-05-19 |
| JP6049673B2 (en) | 2016-12-21 |
| JP2016092527A (en) | 2016-05-23 |
| TWI562532B (en) | 2016-12-11 |
| CN106208970B (en) | 2019-04-05 |
| KR101711739B1 (en) | 2017-03-02 |
| US20160126897A1 (en) | 2016-05-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5603893B2 (en) | High frequency semiconductor amplifier | |
| US10003311B1 (en) | Compact class-F chip and wire matching topology | |
| US9035702B2 (en) | Microwave semiconductor amplifier | |
| JP5619055B2 (en) | High frequency semiconductor amplifier | |
| US8437723B2 (en) | Amplifier circuit and communication device | |
| JP5468095B2 (en) | High frequency semiconductor amplifier | |
| JP6835293B2 (en) | High frequency power amplifier | |
| CA2900000C (en) | Semiconductor amplifier bias circuit and semiconductor amplifier device | |
| JP2015149626A (en) | High frequency semiconductor amplifier | |
| CN105932991A (en) | High frequency semiconductor integrated circuit | |
| US9647615B2 (en) | Broadband amplifier | |
| US9401681B2 (en) | Semiconductor amplifier | |
| JP6648979B2 (en) | Semiconductor amplifier | |
| JP2011199338A (en) | Amplifier | |
| JP6909837B2 (en) | High frequency low noise amplifier | |
| US20230107916A1 (en) | High frequency circuit | |
| JP2013219484A (en) | High-frequency semiconductor amplifier | |
| JP2017055226A (en) | High frequency semiconductor amplifier | |
| JP2015104006A (en) | Negative resistance generation circuit | |
| JP2017079426A (en) | Wide-band power amplifier |