CA2602283A1 - Interleaving system - Google Patents
Interleaving system Download PDFInfo
- Publication number
- CA2602283A1 CA2602283A1 CA002602283A CA2602283A CA2602283A1 CA 2602283 A1 CA2602283 A1 CA 2602283A1 CA 002602283 A CA002602283 A CA 002602283A CA 2602283 A CA2602283 A CA 2602283A CA 2602283 A1 CA2602283 A1 CA 2602283A1
- Authority
- CA
- Canada
- Prior art keywords
- output
- input
- bit
- bit stream
- starting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Error Detection And Correction (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
Abstract
A multi-stage interleaving device comprises: N units of processing parts arranged in tiers. Each processing part comprises an operating memory providing a matrix of storage areas, input terminals receiving bit streams, a data writer writing the bit stream in the storage areas, starting from a top row from left to right. The data writer writes another bit stream to fill unfilled storage areas, starting from a left most column from top to bottom. A data reader is configured to read the bit streams in the matrix, starting from the left most column from top to bottom to output a third bit stream in which the bit streams are scattered at intervals. An output terminal is configured to output the third bit stream. A plurality of connections input and output the bit streams with the processing parts. N+1 lines of input connections provide two streams of input bits to the input terminals at the bottom tier. N-1 lines of output connections provide the third stream of bits from the output terminal to one of the input terminals.
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10/146191 | 1998-05-27 | ||
| JP14619198 | 1998-05-27 | ||
| JP34601698 | 1998-12-04 | ||
| JP10/346016 | 1998-12-04 | ||
| CA002297770A CA2297770C (en) | 1998-05-27 | 1999-05-27 | Interleaving system |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002297770A Division CA2297770C (en) | 1998-05-27 | 1999-05-27 | Interleaving system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CA2602283A1 true CA2602283A1 (en) | 1999-12-02 |
| CA2602283C CA2602283C (en) | 2009-09-01 |
Family
ID=38653259
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002602283A Expired - Lifetime CA2602283C (en) | 1998-05-27 | 1999-05-27 | Interleaving system |
| CA2600569A Expired - Lifetime CA2600569C (en) | 1998-05-27 | 1999-05-27 | Interleaving system |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA2600569A Expired - Lifetime CA2600569C (en) | 1998-05-27 | 1999-05-27 | Interleaving system |
Country Status (1)
| Country | Link |
|---|---|
| CA (2) | CA2602283C (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10644726B2 (en) | 2013-10-18 | 2020-05-05 | Universite De Nantes | Method and apparatus for reconstructing a data block |
-
1999
- 1999-05-27 CA CA002602283A patent/CA2602283C/en not_active Expired - Lifetime
- 1999-05-27 CA CA2600569A patent/CA2600569C/en not_active Expired - Lifetime
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10644726B2 (en) | 2013-10-18 | 2020-05-05 | Universite De Nantes | Method and apparatus for reconstructing a data block |
Also Published As
| Publication number | Publication date |
|---|---|
| CA2600569A1 (en) | 1999-12-02 |
| CA2602283C (en) | 2009-09-01 |
| CA2600569C (en) | 2011-11-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| FI83570B (en) | MINNESSYSTEM. | |
| US4740916A (en) | Reconfigurable contiguous address space memory system including serially connected variable capacity memory modules and a split address bus | |
| US4727513A (en) | Signal in-line memory module | |
| EP0341897A3 (en) | Content addressable memory array architecture | |
| EP0264893A3 (en) | Semiconductor memory | |
| CN100339909C (en) | Integated circuit storing equipment | |
| EP0211565A3 (en) | Random access memories | |
| US5150328A (en) | Memory organization with arrays having an alternate data port facility | |
| US6470417B1 (en) | Emulation of next generation DRAM technology | |
| EP1443520A3 (en) | Semiconductor memory device | |
| EP0494862B1 (en) | Nibble-mode dram solid state storage device | |
| EP0890953A3 (en) | Memory device providing burst read access and write access from a single address input | |
| JPH07104815B2 (en) | memory | |
| EP0908886A3 (en) | Semiconductor integrated circuit device | |
| KR890002773A (en) | Memory and Method of Digital Video Signals | |
| KR960042453A (en) | IC memory card | |
| JP3781819B2 (en) | Semiconductor memory device having triple port | |
| EP0175420A3 (en) | Multiple programmable initialize words in a programmable read only memory | |
| EP0342875A3 (en) | Partial random access memory | |
| AU579725B2 (en) | Arrangement for expanding memory capacity | |
| CA2602283A1 (en) | Interleaving system | |
| CA2062561A1 (en) | Cross-point type switch using common memories | |
| KR900019036A (en) | Semiconductor memory device | |
| EP0276110A3 (en) | Semiconductor memory device | |
| EP0210064A2 (en) | Variable page ROM |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EEER | Examination request | ||
| MKEX | Expiry |
Effective date: 20190527 |