CA2515283C - Architecture d'ordinateur multiprocesseur incorporant plusieurs processeurs algorithmiques de memoire dans le sous-systeme de memoire - Google Patents

Architecture d'ordinateur multiprocesseur incorporant plusieurs processeurs algorithmiques de memoire dans le sous-systeme de memoire Download PDF

Info

Publication number
CA2515283C
CA2515283C CA2515283A CA2515283A CA2515283C CA 2515283 C CA2515283 C CA 2515283C CA 2515283 A CA2515283 A CA 2515283A CA 2515283 A CA2515283 A CA 2515283A CA 2515283 C CA2515283 C CA 2515283C
Authority
CA
Canada
Prior art keywords
processor
direct execution
execution logic
circuit
memory space
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CA2515283A
Other languages
English (en)
Other versions
CA2515283A1 (fr
Inventor
Jon M. Huppenthal
Paul A. Leskar
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SRC Computers LLC
Original Assignee
SRC Computers LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US08/992,763 external-priority patent/US6076152A/en
Application filed by SRC Computers LLC filed Critical SRC Computers LLC
Publication of CA2515283A1 publication Critical patent/CA2515283A1/fr
Application granted granted Critical
Publication of CA2515283C publication Critical patent/CA2515283C/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Advance Control (AREA)
CA2515283A 1997-12-17 1998-12-03 Architecture d'ordinateur multiprocesseur incorporant plusieurs processeurs algorithmiques de memoire dans le sous-systeme de memoire Expired - Lifetime CA2515283C (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/992,763 US6076152A (en) 1997-12-17 1997-12-17 Multiprocessor computer architecture incorporating a plurality of memory algorithm processors in the memory subsystem
US08/992,763 1997-12-17
CA002313462A CA2313462C (fr) 1997-12-17 1998-12-03 Architecture d'ordinateur multiprocesseur incorporant plusieurs processeurs algorithmiques de memoire dans le sous-systeme de memoire

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CA002313462A Division CA2313462C (fr) 1997-12-17 1998-12-03 Architecture d'ordinateur multiprocesseur incorporant plusieurs processeurs algorithmiques de memoire dans le sous-systeme de memoire

Publications (2)

Publication Number Publication Date
CA2515283A1 CA2515283A1 (fr) 1999-06-24
CA2515283C true CA2515283C (fr) 2011-04-05

Family

ID=35253791

Family Applications (1)

Application Number Title Priority Date Filing Date
CA2515283A Expired - Lifetime CA2515283C (fr) 1997-12-17 1998-12-03 Architecture d'ordinateur multiprocesseur incorporant plusieurs processeurs algorithmiques de memoire dans le sous-systeme de memoire

Country Status (1)

Country Link
CA (1) CA2515283C (fr)

Also Published As

Publication number Publication date
CA2515283A1 (fr) 1999-06-24

Similar Documents

Publication Publication Date Title
US6961841B2 (en) Multiprocessor computer architecture incorporating a plurality of memory algorithm processors in the memory subsystem
US7421524B2 (en) Switch/network adapter port for clustered computers employing a chain of multi-adaptive processors in a dual in-line memory module format
US6339819B1 (en) Multiprocessor with each processor element accessing operands in loaded input buffer and forwarding results to FIFO output buffer
US7926060B2 (en) iMEM reconfigurable architecture
AU2001245761A1 (en) Enhanced memory algorithmic processor architecture for multiprocessor computer systems
WO1995004402A1 (fr) Circuit fpga a microprocesseur
US7908603B2 (en) Intelligent memory with multitask controller and memory partitions storing task state information for processing tasks interfaced from host processor
US7882504B2 (en) Intelligent memory device with wakeup feature
US20050172085A1 (en) Intelligent memory device
US11847455B2 (en) Clearing register data using a write enable signal
CA2515283C (fr) Architecture d'ordinateur multiprocesseur incorporant plusieurs processeurs algorithmiques de memoire dans le sous-systeme de memoire
US20040250052A1 (en) Digital logic unit that can be reconfigured
AU2002356010A1 (en) Switch/network adapter port for clustered computers employing a chain of multi-adaptive processors in a dual in-line memory module format

Legal Events

Date Code Title Description
EEER Examination request
MKEX Expiry

Effective date: 20181203