CA2453712A1 - Methode d'execution de division d'entiers binaires - Google Patents
Methode d'execution de division d'entiers binaires Download PDFInfo
- Publication number
- CA2453712A1 CA2453712A1 CA002453712A CA2453712A CA2453712A1 CA 2453712 A1 CA2453712 A1 CA 2453712A1 CA 002453712 A CA002453712 A CA 002453712A CA 2453712 A CA2453712 A CA 2453712A CA 2453712 A1 CA2453712 A1 CA 2453712A1
- Authority
- CA
- Canada
- Prior art keywords
- binary
- quotient
- equal
- remainder
- bits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 43
- 238000004590 computer program Methods 0.000 claims description 6
- 238000010586 diagram Methods 0.000 description 3
- 238000004364 calculation method Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 241001505100 Succisa pratensis Species 0.000 description 1
- 230000001010 compromised effect Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000003672 processing method Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/535—Dividing only
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Executing Machine-Instructions (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CA002453712A CA2453712A1 (fr) | 2003-12-17 | 2003-12-17 | Methode d'execution de division d'entiers binaires |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CA002453712A CA2453712A1 (fr) | 2003-12-17 | 2003-12-17 | Methode d'execution de division d'entiers binaires |
Publications (1)
Publication Number | Publication Date |
---|---|
CA2453712A1 true CA2453712A1 (fr) | 2005-06-17 |
Family
ID=34658592
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA002453712A Abandoned CA2453712A1 (fr) | 2003-12-17 | 2003-12-17 | Methode d'execution de division d'entiers binaires |
Country Status (1)
Country | Link |
---|---|
CA (1) | CA2453712A1 (fr) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2011051769A2 (fr) * | 2009-10-26 | 2011-05-05 | Jadavpur University | Procédé et système pour déterminer une valeur de quotient |
-
2003
- 2003-12-17 CA CA002453712A patent/CA2453712A1/fr not_active Abandoned
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2011051769A2 (fr) * | 2009-10-26 | 2011-05-05 | Jadavpur University | Procédé et système pour déterminer une valeur de quotient |
WO2011051769A3 (fr) * | 2009-10-26 | 2011-06-23 | Jadavpur University | Procédé et système pour déterminer une valeur de quotient |
US8694573B2 (en) | 2009-10-26 | 2014-04-08 | Jadavpur University | Method and system for determining a quotient value |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP3374853B1 (fr) | Multiplication de première et seconde opérandes au moyen d'une représentation redondante | |
KR101616478B1 (ko) | 프로그램가능한 프로세서 상에서의 임의의 갈루아 필드 산술연산의 구현 | |
CN105468331B (zh) | 独立的浮点转换单元 | |
US7519647B2 (en) | System and method for providing a decimal multiply algorithm using a double adder | |
Hormigo et al. | New formats for computing with real-numbers under round-to-nearest | |
JP6882281B2 (ja) | ベクトルの処理のためのレーン位置情報 | |
WO2007012179A2 (fr) | Methode et multiplicateur de karatsuba | |
US8229993B2 (en) | Method for performing decimal division | |
JP6803381B2 (ja) | 重複ビットを使用する数値の冗長表現 | |
JP4662744B2 (ja) | モンゴメリ乗算におけるsimd命令の使用 | |
EP3769208B1 (fr) | Logique d'arrondissement stochastique | |
EP0416309A2 (fr) | ProcédÀ© et appareil pour l'exécution de la fonction de racine carrée en utilisant un multiplieur à format rectangulaire | |
JP6877812B2 (ja) | 重複伝搬演算 | |
JPH04355827A (ja) | 開平演算装置 | |
CA2453712A1 (fr) | Methode d'execution de division d'entiers binaires | |
JPH0687219B2 (ja) | 制御方法 | |
JP2002023999A (ja) | 乗算モジュール、乗法逆元演算回路、乗法逆元演算制御方式、該乗法逆元演算を用いる装置、暗号装置、誤り訂正復号器 | |
JP2011517496A (ja) | 多項式データ処理演算 | |
US20030046672A1 (en) | Development system of microprocessor for application program including integer division or integer remainder operations | |
Welschenbach et al. | The Fundamental Operations | |
Piso et al. | Obtaining accurate error expressions and bounds for floating-point multiplicative algorithms | |
Ries et al. | The Fundamental Operations | |
KR20100071487A (ko) | 부동 소수점을 이용한 복소수 곱셈방법 | |
Rice et al. | Multiprecision division on small-word parallel processors: Expanded Version | |
Jones et al. | Data Representation in Computer Systems |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EEER | Examination request | ||
FZDE | Discontinued | ||
FZDE | Discontinued |
Effective date: 20061218 |