CA2401025A1 - Cellule memoire a forte densite amelioree - Google Patents

Cellule memoire a forte densite amelioree Download PDF

Info

Publication number
CA2401025A1
CA2401025A1 CA002401025A CA2401025A CA2401025A1 CA 2401025 A1 CA2401025 A1 CA 2401025A1 CA 002401025 A CA002401025 A CA 002401025A CA 2401025 A CA2401025 A CA 2401025A CA 2401025 A1 CA2401025 A1 CA 2401025A1
Authority
CA
Canada
Prior art keywords
transistor
node
memory cell
cell
line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
CA002401025A
Other languages
English (en)
Inventor
Richard C. Foss
Cormac M. O'connell
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mosaid Technologies Inc
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from CA002299991A external-priority patent/CA2299991A1/fr
Application filed by Individual filed Critical Individual
Priority to CA002401025A priority Critical patent/CA2401025A1/fr
Publication of CA2401025A1 publication Critical patent/CA2401025A1/fr
Abandoned legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C15/00Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
    • G11C15/04Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores using semiconductor elements
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B10/00Static random access memory [SRAM] devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B10/00Static random access memory [SRAM] devices
    • H10B10/12Static random access memory [SRAM] devices comprising a MOSFET load element

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)

Abstract

L'invention porte sur une cellule mémoire comportant: un étage d'inversion; un transistor d'accès monté entre une ligne de données et une entrée de l'étage d'inversion, ledit transistor réagissant à un signal de commande reliant sélectivement la ligne de données à l'entrée de l'étage d'inversion; un transistor d'asservissement relié à l'entrée de l'étage d'inversion réagissant à un signal de sortie de l'étage d'inversion et verrouillant l'étage d'inversion dans un premier état logique, la cellule étant maintenue dans un deuxième état logique par un courant de fuite traversant le transistor d'accès, plus intense que celui traversant le transistor d'asservissement.
CA002401025A 2000-03-03 2001-03-05 Cellule memoire a forte densite amelioree Abandoned CA2401025A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA002401025A CA2401025A1 (fr) 2000-03-03 2001-03-05 Cellule memoire a forte densite amelioree

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
CA2,299,991 2000-03-03
CA002299991A CA2299991A1 (fr) 2000-03-03 2000-03-03 Cellule memoire pour memoire imbriquee
PCT/CA2001/000273 WO2001065565A1 (fr) 2000-03-03 2001-03-05 Cellule memoire a forte densite amelioree
CA002401025A CA2401025A1 (fr) 2000-03-03 2001-03-05 Cellule memoire a forte densite amelioree

Publications (1)

Publication Number Publication Date
CA2401025A1 true CA2401025A1 (fr) 2001-09-07

Family

ID=25681596

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002401025A Abandoned CA2401025A1 (fr) 2000-03-03 2001-03-05 Cellule memoire a forte densite amelioree

Country Status (1)

Country Link
CA (1) CA2401025A1 (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113851176A (zh) * 2021-09-29 2021-12-28 上海华虹宏力半导体制造有限公司 抗软错误的sram
WO2022237039A1 (fr) * 2021-05-13 2022-11-17 上海科技大学 Cellule sram appropriée pour un adressage de contenu à grande vitesse et un calcul logique booléen en mémoire

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2022237039A1 (fr) * 2021-05-13 2022-11-17 上海科技大学 Cellule sram appropriée pour un adressage de contenu à grande vitesse et un calcul logique booléen en mémoire
CN113851176A (zh) * 2021-09-29 2021-12-28 上海华虹宏力半导体制造有限公司 抗软错误的sram

Similar Documents

Publication Publication Date Title
US6751111B2 (en) High density memory cell
US7106620B2 (en) Memory cell having improved read stability
US8111542B2 (en) 8T low leakage SRAM cell
US7304876B2 (en) Compare circuit for a content addressable memory cell
US7660149B2 (en) SRAM cell with separate read and write ports
US7821858B2 (en) eDRAM hierarchical differential sense AMP
US5881010A (en) Multiple transistor dynamic random access memory array architecture with simultaneous refresh of multiple memory cells during a read operation
US7177177B2 (en) Back-gate controlled read SRAM cell
US7269055B2 (en) SRAM device with reduced leakage current
US7307861B1 (en) Content addressable memory (CAM) cell bit line architecture
KR20060040614A (ko) 스태틱 랜덤 액세스 메모리 셀 구조 및 회로
KR20030009098A (ko) 내용지정메모리셀
US6370052B1 (en) Method and structure of ternary CAM cell in logic process
US6853579B1 (en) Non-refresh four-transistor memory cell
US6188594B1 (en) Reduced-pitch 6-transistor NMOS content-addressable-memory cell
US6788566B1 (en) Self-timed read and write assist and restore circuit
US20080151605A1 (en) 8-T SRAM cell circuit, system and method for low leakage current
US7158404B2 (en) Power management circuit and memory cell
Narah et al. A Comparative Analysis of SRAM Cells in 45nm, 65nm, 90nm Technology
CA2401025A1 (fr) Cellule memoire a forte densite amelioree
US7709299B2 (en) Hierarchical 2T-DRAM with self-timed sensing
Mohan et al. Novel ternary storage cells and techniques for leakage reduction in ternary CAM
SRINIVAS et al. Dynamic Feedback with Control 8T Sub Threshold SRAM Cell
Kandalkar et al. A 90 nm Static Random Access Memory in Submicron Technology

Legal Events

Date Code Title Description
FZDE Discontinued
FZDE Discontinued

Effective date: 20050307

FZDE Discontinued

Effective date: 20050307