CA2327134C - Methode et appareil pour reduire le temps d'attente dans un systeme mnemonique - Google Patents

Methode et appareil pour reduire le temps d'attente dans un systeme mnemonique Download PDF

Info

Publication number
CA2327134C
CA2327134C CA2327134A CA2327134A CA2327134C CA 2327134 C CA2327134 C CA 2327134C CA 2327134 A CA2327134 A CA 2327134A CA 2327134 A CA2327134 A CA 2327134A CA 2327134 C CA2327134 C CA 2327134C
Authority
CA
Canada
Prior art keywords
buffer
memory
data
row
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA2327134A
Other languages
English (en)
Other versions
CA2327134A1 (fr
Inventor
Nagi Nassief Mekhiel
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mosaid Technologies Inc
Original Assignee
Mosaid Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mosaid Technologies Inc filed Critical Mosaid Technologies Inc
Priority to CA2327134A priority Critical patent/CA2327134C/fr
Priority to US09/725,461 priority patent/US6587920B2/en
Priority to AU2002221394A priority patent/AU2002221394A1/en
Priority to JP2002547003A priority patent/JP2004520643A/ja
Priority to PCT/CA2001/001686 priority patent/WO2002044904A2/fr
Priority to EP01998894A priority patent/EP1350168A2/fr
Publication of CA2327134A1 publication Critical patent/CA2327134A1/fr
Application granted granted Critical
Publication of CA2327134C publication Critical patent/CA2327134C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0893—Caches characterised by their organisation or structure

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Dram (AREA)
CA2327134A 2000-11-30 2000-11-30 Methode et appareil pour reduire le temps d'attente dans un systeme mnemonique Expired - Fee Related CA2327134C (fr)

Priority Applications (6)

Application Number Priority Date Filing Date Title
CA2327134A CA2327134C (fr) 2000-11-30 2000-11-30 Methode et appareil pour reduire le temps d'attente dans un systeme mnemonique
US09/725,461 US6587920B2 (en) 2000-11-30 2000-11-30 Method and apparatus for reducing latency in a memory system
AU2002221394A AU2002221394A1 (en) 2000-11-30 2001-11-28 Method and apparatus for reducing latency in a memory system
JP2002547003A JP2004520643A (ja) 2000-11-30 2001-11-28 メモリシステムでの待ち時間を減じるための方法および装置
PCT/CA2001/001686 WO2002044904A2 (fr) 2000-11-30 2001-11-28 Procede et dispositif destines a reduire le temps d'attente dans un systeme de memoire
EP01998894A EP1350168A2 (fr) 2000-11-30 2001-11-28 Procede et dispositif destines a reduire le temps d'attente dans un systeme de memoire

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CA2327134A CA2327134C (fr) 2000-11-30 2000-11-30 Methode et appareil pour reduire le temps d'attente dans un systeme mnemonique

Publications (2)

Publication Number Publication Date
CA2327134A1 CA2327134A1 (fr) 2002-05-30
CA2327134C true CA2327134C (fr) 2010-06-22

Family

ID=4167774

Family Applications (1)

Application Number Title Priority Date Filing Date
CA2327134A Expired - Fee Related CA2327134C (fr) 2000-11-30 2000-11-30 Methode et appareil pour reduire le temps d'attente dans un systeme mnemonique

Country Status (3)

Country Link
EP (1) EP1350168A2 (fr)
JP (1) JP2004520643A (fr)
CA (1) CA2327134C (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7636813B2 (en) * 2006-05-22 2009-12-22 International Business Machines Corporation Systems and methods for providing remote pre-fetch buffers
JP5791529B2 (ja) * 2012-01-19 2015-10-07 ルネサスエレクトロニクス株式会社 メモリ制御装置及び制御方法並びに情報処理装置
JP2016006662A (ja) * 2015-08-04 2016-01-14 ルネサスエレクトロニクス株式会社 メモリ制御装置及び制御方法

Also Published As

Publication number Publication date
EP1350168A2 (fr) 2003-10-08
CA2327134A1 (fr) 2002-05-30
JP2004520643A (ja) 2004-07-08

Similar Documents

Publication Publication Date Title
US7318123B2 (en) Method and apparatus for accelerating retrieval of data from a memory system with cache by reducing latency
US6477621B1 (en) Parallel access virtual channel memory system
US6587920B2 (en) Method and apparatus for reducing latency in a memory system
US6757784B2 (en) Hiding refresh of memory and refresh-hidden memory
US7266647B2 (en) List based method and apparatus for selective and rapid cache flushes
US6912628B2 (en) N-way set-associative external cache with standard DDR memory devices
US20120151232A1 (en) CPU in Memory Cache Architecture
US6321296B1 (en) SDRAM L3 cache using speculative loads with command aborts to lower latency
US5752272A (en) Memory access control device with prefetch and read out block length control functions
US6708254B2 (en) Parallel access virtual channel memory system
US6584546B2 (en) Highly efficient design of storage array for use in first and second cache spaces and memory subsystems
US7822911B2 (en) Memory device and method with on-board cache system for facilitating interface with multiple processors, and computer system using same
KR20010101694A (ko) 가상 메모리 시스템에서의 메모리 접근 개선 기술
US6832294B2 (en) Interleaved n-way set-associative external cache
US6237064B1 (en) Cache memory with reduced latency
US6038642A (en) Method and system for assigning cache memory utilization within a symmetric multiprocessor data-processing system
US5893163A (en) Method and system for allocating data among cache memories within a symmetric multiprocessor data-processing system
JP5157424B2 (ja) キャッシュメモリシステム及びキャッシュメモリの制御方法
CA2327134C (fr) Methode et appareil pour reduire le temps d'attente dans un systeme mnemonique
US20030145171A1 (en) Simplified cache hierarchy by using multiple tags and entries into a large subdivided array
JPH05120139A (ja) キヤツシユメモリ装置

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed

Effective date: 20161130