CA2320079A1 - Method and device for processing data in accordance with a predetermined processing function with the aid of a programmable logic element - Google Patents

Method and device for processing data in accordance with a predetermined processing function with the aid of a programmable logic element Download PDF

Info

Publication number
CA2320079A1
CA2320079A1 CA002320079A CA2320079A CA2320079A1 CA 2320079 A1 CA2320079 A1 CA 2320079A1 CA 002320079 A CA002320079 A CA 002320079A CA 2320079 A CA2320079 A CA 2320079A CA 2320079 A1 CA2320079 A1 CA 2320079A1
Authority
CA
Canada
Prior art keywords
logic element
programmable logic
programming
data
processing operations
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
CA002320079A
Other languages
English (en)
French (fr)
Inventor
Ludwig Schweiger
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of CA2320079A1 publication Critical patent/CA2320079A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00—Programme-control systems
    • G05B19/02—Programme-control systems electric
    • G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
    • G05B19/05—Programmable logic controllers, e.g. simulating logic interconnections of signals according to ladder diagrams or function charts
    • G05B19/056—Programming the PLC

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Automation & Control Theory (AREA)
  • Logic Circuits (AREA)
CA002320079A 1998-02-06 1999-01-22 Method and device for processing data in accordance with a predetermined processing function with the aid of a programmable logic element Abandoned CA2320079A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE19804827.0 1998-02-06
DE19804827 1998-02-06
PCT/DE1999/000167 WO1999040492A1 (de) 1998-02-06 1999-01-22 Verfahren und vorrichtung zum verarbeiten von daten gemäss einer vorgegebenen verarbeitungsfunktion mit hilfe einer programmierbaren logikschaltung

Publications (1)

Publication Number Publication Date
CA2320079A1 true CA2320079A1 (en) 1999-08-12

Family

ID=7856895

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002320079A Abandoned CA2320079A1 (en) 1998-02-06 1999-01-22 Method and device for processing data in accordance with a predetermined processing function with the aid of a programmable logic element

Country Status (3)

Country Link
EP (1) EP1053513A1 (de)
CA (1) CA2320079A1 (de)
WO (1) WO1999040492A1 (de)

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5343406A (en) * 1989-07-28 1994-08-30 Xilinx, Inc. Distributed memory architecture for a configurable logic array and method for using distributed memory
DE59107764D1 (de) * 1991-02-22 1996-06-05 Siemens Ag Speicherprogrammierbare Steuerung
DE4425388B4 (de) * 1994-07-19 2005-07-21 Robert Bosch Gmbh Steuergerät
US5737711A (en) * 1994-11-09 1998-04-07 Fuji Jukogyo Kabuishiki Kaisha Diagnosis system for motor vehicle
US5784636A (en) * 1996-05-28 1998-07-21 National Semiconductor Corporation Reconfigurable computer architecture for use in signal processing applications

Also Published As

Publication number Publication date
WO1999040492A1 (de) 1999-08-12
EP1053513A1 (de) 2000-11-22

Similar Documents

Publication Publication Date Title
EP3153963B1 (de) Verfahren und vorrichtung zur sequenzierung arithmetischer operationen
CA1211220A (en) Digital signal processor with crossbar switching network
US7415542B2 (en) Micro-programmable filter engine having plurality of filter elements interconnected in chain configuration wherein engine supports multiple filters from filter elements
US6438570B1 (en) FPGA implemented bit-serial multiplier and infinite impulse response
US8112466B2 (en) Field programmable gate array
McKenna et al. Implementing a fuzzy system on a field programmable gate array
EP2382535B1 (de) Konvolutions-fir-filter der transponierten form mit voraddierungsstufe
Mintzer FIR filters with field-programmable gate arrays
US7046723B2 (en) Digital filter and method for performing a multiplication based on a look-up table
US5479363A (en) Programmable digital signal processor using switchable unit-delays for optimal hardware allocation
EP0373468B1 (de) Pipelineprozessor zur Durchführung des LMS Algorithmus
WO1990001743A1 (en) Apparatus and method for flexible control of digital signal processing devices
CA2320079A1 (en) Method and device for processing data in accordance with a predetermined processing function with the aid of a programmable logic element
CN114996204B (zh) 一种片上系统可配置装置
Moeller et al. Field programmable gate array based radar front-end digital signal processing
EP0266004A2 (de) Digitales, nicht-rekursives Filter mit Multiplizierkoeffizienten der Basis zwei
US8543628B2 (en) Method and system of digital signal processing
US7865695B2 (en) Reading and writing a memory element within a programmable processing element in a plurality of modes
US5650952A (en) Circuit arrangement for forming the sum of products
RU2769964C1 (ru) Цифровой сигнальный процессор и способ работы
US7734846B2 (en) Datapipe CPU register array
Ramesh et al. Implementation and Design of FIR Filters using Verilog HDL and FPGA
ASHOK et al. Implementation of FIRs using Reconfigurable Constant Multiplication
US7685332B2 (en) Datapipe CPU register array and methods of use
Ferry Implementation of FIR filters for fast multi-channel processing

Legal Events

Date Code Title Description
FZDE Discontinued