CA2319239A1 - Multi-port random access memory - Google Patents
Multi-port random access memory Download PDFInfo
- Publication number
- CA2319239A1 CA2319239A1 CA002319239A CA2319239A CA2319239A1 CA 2319239 A1 CA2319239 A1 CA 2319239A1 CA 002319239 A CA002319239 A CA 002319239A CA 2319239 A CA2319239 A CA 2319239A CA 2319239 A1 CA2319239 A1 CA 2319239A1
- Authority
- CA
- Canada
- Prior art keywords
- port
- random access
- read
- ram
- access memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 206010067482 No adverse event Diseases 0.000 abstract 1
- 230000000630 rising effect Effects 0.000 abstract 1
- 230000007704 transition Effects 0.000 abstract 1
Landscapes
- Static Random-Access Memory (AREA)
Abstract
A multi-port RAM (random access memory) including an array of RAM cells. Each RAM cell has a core cell with a single-ended, pseudo-differential write access port and differential, indirect access read ports.
The architecture of the features of the mufti-port RAM allows direct scaling of the number of write and read access ports to any practical limit with no adverse effects on cell stability margins and therefore data integrity. Also, disclosed is a design detail for an innovative time multiplexed read port architecture implemented as part of a high-speed 9-port time slot interchange random access memory. It provides a practical, high-speed, low-power and area efficient read port structure to allow eight random access reads per clock cycle. Because all timing is internally generated from a single rising clock transition of a system clock signal, no special control or clocking is required externally to the memory.
The architecture of the features of the mufti-port RAM allows direct scaling of the number of write and read access ports to any practical limit with no adverse effects on cell stability margins and therefore data integrity. Also, disclosed is a design detail for an innovative time multiplexed read port architecture implemented as part of a high-speed 9-port time slot interchange random access memory. It provides a practical, high-speed, low-power and area efficient read port structure to allow eight random access reads per clock cycle. Because all timing is internally generated from a single rising clock transition of a system clock signal, no special control or clocking is required externally to the memory.
Applications Claiming Priority (9)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US157895P | 1995-07-27 | 1995-07-27 | |
| US60/001,578 | 1995-07-27 | ||
| US185695P | 1995-08-03 | 1995-08-03 | |
| US60/001,856 | 1995-08-03 | ||
| US08/565,267 US5561638A (en) | 1995-11-30 | 1995-11-30 | Multi-port SRAM core array |
| US08/565,267 | 1995-11-30 | ||
| US08/644,081 US5612923A (en) | 1996-05-09 | 1996-05-09 | Multi-port random access memory |
| US08/644,081 | 1996-05-09 | ||
| CA 2176675 CA2176675C (en) | 1995-07-27 | 1996-05-15 | Multi-port random access memory |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA 2176675 Division CA2176675C (en) | 1995-07-27 | 1996-05-15 | Multi-port random access memory |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CA2319239A1 true CA2319239A1 (en) | 1997-01-28 |
| CA2319239C CA2319239C (en) | 2004-03-30 |
Family
ID=27508595
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002319239A Expired - Fee Related CA2319239C (en) | 1995-07-27 | 1996-05-15 | Multi-port random access memory |
Country Status (1)
| Country | Link |
|---|---|
| CA (1) | CA2319239C (en) |
-
1996
- 1996-05-15 CA CA002319239A patent/CA2319239C/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CA2319239C (en) | 2004-03-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0563082B1 (en) | Hidden refresh of a dynamic random access memory | |
| DE69526431D1 (en) | A SYNCHRONOUS NAND DRAM MEMORY ARCHITECTURE | |
| EP0293933A3 (en) | Dynamic memory circuit with improved sensing scheme | |
| SG81330A1 (en) | Magnetic memory array with paired asymmetric memory cells for improved write margin | |
| EP0245882A3 (en) | Data processing system including dynamic random access memory controller with multiple independent control channels | |
| WO2001069603A3 (en) | Multiple bank simultaneous operation for a flash memory | |
| EP0910091A3 (en) | Dual-port programmable logic device variable depth and width memory array | |
| JPS60136086A (en) | Semiconductor memory device | |
| CA2317765A1 (en) | A microcontroller including a single memory module having a data memory sector and a code memory sector and supporting simultaneous read/write access to both sectors | |
| EP0149049A3 (en) | Data memory with simultaneous write and read | |
| IL185249A0 (en) | Register read for volatile memory | |
| EP0121726A3 (en) | Multi-port memory cell and system | |
| EP0206784A3 (en) | Dual array memory | |
| AU630843B2 (en) | Multiplexed serial register architecture for vram | |
| KR980004964A (en) | Multi-Bank-Multi-Port Memory and Systems and How to Use Them | |
| EP0234147A3 (en) | Two-wire/three-port RAM for cellular array processor | |
| JP3103575B2 (en) | Semiconductor storage device | |
| KR900001597B1 (en) | The image memory | |
| EP0938097A3 (en) | Memory reading circuit and SRAM | |
| AU2001261549A1 (en) | Transparent continuous refresh ram cell architecture | |
| WO1987001858A3 (en) | Memory system with page mode operation | |
| AU574905B2 (en) | Memory means with multiple word read and single word write | |
| EP0290042A3 (en) | Memory circuit with improved serial addressing scheme | |
| EP0586114A3 (en) | A semiconductor read only memory | |
| JPS54139343A (en) | Clock-system memory |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EEER | Examination request | ||
| MKLA | Lapsed |