CA2319239A1 - Multi-port random access memory - Google Patents

Multi-port random access memory Download PDF

Info

Publication number
CA2319239A1
CA2319239A1 CA002319239A CA2319239A CA2319239A1 CA 2319239 A1 CA2319239 A1 CA 2319239A1 CA 002319239 A CA002319239 A CA 002319239A CA 2319239 A CA2319239 A CA 2319239A CA 2319239 A1 CA2319239 A1 CA 2319239A1
Authority
CA
Canada
Prior art keywords
port
random access
read
ram
access memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA002319239A
Other languages
French (fr)
Other versions
CA2319239C (en
Inventor
Garnet Frederic Randall Gibson
Steven William Wood
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nortel Networks Ltd
Original Assignee
Nortel Networks Limited
Garnet Frederic Randall Gibson
Steven William Wood
Northern Telecom Limited
Nortel Networks Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US08/565,267 external-priority patent/US5561638A/en
Priority claimed from US08/644,081 external-priority patent/US5612923A/en
Application filed by Nortel Networks Limited, Garnet Frederic Randall Gibson, Steven William Wood, Northern Telecom Limited, Nortel Networks Corporation filed Critical Nortel Networks Limited
Priority claimed from CA 2176675 external-priority patent/CA2176675C/en
Publication of CA2319239A1 publication Critical patent/CA2319239A1/en
Application granted granted Critical
Publication of CA2319239C publication Critical patent/CA2319239C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Static Random-Access Memory (AREA)

Abstract

A multi-port RAM (random access memory) including an array of RAM cells. Each RAM cell has a core cell with a single-ended, pseudo-differential write access port and differential, indirect access read ports.
The architecture of the features of the mufti-port RAM allows direct scaling of the number of write and read access ports to any practical limit with no adverse effects on cell stability margins and therefore data integrity. Also, disclosed is a design detail for an innovative time multiplexed read port architecture implemented as part of a high-speed 9-port time slot interchange random access memory. It provides a practical, high-speed, low-power and area efficient read port structure to allow eight random access reads per clock cycle. Because all timing is internally generated from a single rising clock transition of a system clock signal, no special control or clocking is required externally to the memory.
CA002319239A 1995-07-27 1996-05-15 Multi-port random access memory Expired - Fee Related CA2319239C (en)

Applications Claiming Priority (9)

Application Number Priority Date Filing Date Title
US157895P 1995-07-27 1995-07-27
US60/001,578 1995-07-27
US185695P 1995-08-03 1995-08-03
US60/001,856 1995-08-03
US08/565,267 US5561638A (en) 1995-11-30 1995-11-30 Multi-port SRAM core array
US08/565,267 1995-11-30
US08/644,081 1996-05-09
US08/644,081 US5612923A (en) 1996-05-09 1996-05-09 Multi-port random access memory
CA 2176675 CA2176675C (en) 1995-07-27 1996-05-15 Multi-port random access memory

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CA 2176675 Division CA2176675C (en) 1995-07-27 1996-05-15 Multi-port random access memory

Publications (2)

Publication Number Publication Date
CA2319239A1 true CA2319239A1 (en) 1997-01-28
CA2319239C CA2319239C (en) 2004-03-30

Family

ID=27508595

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002319239A Expired - Fee Related CA2319239C (en) 1995-07-27 1996-05-15 Multi-port random access memory

Country Status (1)

Country Link
CA (1) CA2319239C (en)

Also Published As

Publication number Publication date
CA2319239C (en) 2004-03-30

Similar Documents

Publication Publication Date Title
EP0563082B1 (en) Hidden refresh of a dynamic random access memory
DE69526431D1 (en) A SYNCHRONOUS NAND DRAM MEMORY ARCHITECTURE
SG81330A1 (en) Magnetic memory array with paired asymmetric memory cells for improved write margin
WO2002005281A3 (en) A high speed dram architecture with uniform access latency
EP0910091A3 (en) Dual-port programmable logic device variable depth and width memory array
JPS60136086A (en) Semiconductor memory device
EP0211565A3 (en) Random access memories
EP0149049A3 (en) Data memory with simultaneous write and read
WO2006089313A3 (en) Register read for volatile memory
EP0121726A3 (en) Multi-port memory cell and system
BR9006027A (en) MULTIPLEXED SERIAL ARCHITECTURE OF DRAM RECORDERS AND METHOD FOR OPERATING DRAM
MY104082A (en) Internal synchronization type mos sram with address transition detecting circuit.
EP0234147A3 (en) Two-wire/three-port RAM for cellular array processor
EP0582414A3 (en) Multiple array memory device with staggered read/write for high speed data access.
KR900001597B1 (en) The image memory
EP0938097A3 (en) Memory reading circuit and SRAM
AU2001261549A1 (en) Transparent continuous refresh ram cell architecture
TW377440B (en) Variable latency memory circuit
WO1987001858A3 (en) Memory system with page mode operation
AU574905B2 (en) Memory means with multiple word read and single word write
EP0290042A3 (en) Memory circuit with improved serial addressing scheme
JPS54139343A (en) Clock-system memory
TW376522B (en) DRAM with variable internal operation frequency
CA2176675A1 (en) Multi-port random access memory
CA2319239A1 (en) Multi-port random access memory

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed