CA2236640A1 - Systeme d'emulation comprenant un generateur d'emulateur - Google Patents
Systeme d'emulation comprenant un generateur d'emulateur Download PDFInfo
- Publication number
- CA2236640A1 CA2236640A1 CA 2236640 CA2236640A CA2236640A1 CA 2236640 A1 CA2236640 A1 CA 2236640A1 CA 2236640 CA2236640 CA 2236640 CA 2236640 A CA2236640 A CA 2236640A CA 2236640 A1 CA2236640 A1 CA 2236640A1
- Authority
- CA
- Canada
- Prior art keywords
- emulation
- routine
- emulator
- code
- generator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
- G06F9/45504—Abstract machines for programme code execution, e.g. Java virtual machine [JVM], interpreters, emulators
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CA 2236640 CA2236640A1 (fr) | 1998-05-04 | 1998-05-04 | Systeme d'emulation comprenant un generateur d'emulateur |
GB9819966A GB2337140A (en) | 1998-05-04 | 1998-09-15 | Emulation in microprocessors |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CA 2236640 CA2236640A1 (fr) | 1998-05-04 | 1998-05-04 | Systeme d'emulation comprenant un generateur d'emulateur |
Publications (1)
Publication Number | Publication Date |
---|---|
CA2236640A1 true CA2236640A1 (fr) | 1999-11-04 |
Family
ID=4162390
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA 2236640 Abandoned CA2236640A1 (fr) | 1998-05-04 | 1998-05-04 | Systeme d'emulation comprenant un generateur d'emulateur |
Country Status (2)
Country | Link |
---|---|
CA (1) | CA2236640A1 (fr) |
GB (1) | GB2337140A (fr) |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
IT995720B (it) * | 1973-10-10 | 1975-11-20 | Honeywell Inf Systems Italia | Apparato per l interpretazione e il controllo di codici di funzione in calcola ori microprogrammati |
US3955180A (en) * | 1974-01-02 | 1976-05-04 | Honeywell Information Systems Inc. | Table driven emulation system |
GB1593780A (en) * | 1976-12-23 | 1981-07-22 | Norand Corp | Programming of microprocessors |
US4691278A (en) * | 1984-04-23 | 1987-09-01 | Nec Corporation | Data processor executing microprograms according to a plurality of system architectures |
GB2203572B (en) * | 1987-03-24 | 1991-11-27 | Insignia Solutions Limited | Improvements in data processing means |
-
1998
- 1998-05-04 CA CA 2236640 patent/CA2236640A1/fr not_active Abandoned
- 1998-09-15 GB GB9819966A patent/GB2337140A/en not_active Withdrawn
Also Published As
Publication number | Publication date |
---|---|
GB2337140A (en) | 1999-11-10 |
GB9819966D0 (en) | 1998-11-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5574873A (en) | Decoding guest instruction to directly access emulation routines that emulate the guest instructions | |
US5623617A (en) | Method for decoding sequences of guest instructions for a host computer | |
US5678032A (en) | Method of optimizing the execution of program instuctions by an emulator using a plurality of execution units | |
US6009261A (en) | Preprocessing of stored target routines for emulating incompatible instructions on a target processor | |
EP0532643B1 (fr) | Procede destine a optimaliser le logiciel pour n'importe laquelle d'une multiplicite d'architectures variables | |
US5274811A (en) | Method for quickly acquiring and using very long traces of mixed system and user memory references | |
US5784638A (en) | Computer system supporting control transfers between two architectures | |
Henry et al. | A tightly-coupled processor-network interface | |
EP1269322B1 (fr) | Mise au point dans un environnement de plusieurs canaux et plusieurs services sur une architecture d'unite centrale pipeline | |
US8086833B2 (en) | Method and system for linking firmware modules in a pre-memory execution environment | |
US8196120B2 (en) | Computer emulator employing direct execution of compiled functions | |
US5925109A (en) | System for I/O management where I/O operations are determined to be direct or indirect based on hardware coupling manners and/or program privilege modes | |
KR20010051991A (ko) | 플렉서블 범용 입/출력 시스템 | |
IE970146A1 (en) | A data processing system having a self-aligning stack¹pointed and method therefor | |
JP2991242B2 (ja) | マルチプロセッサコンピュータシステム使用方法 | |
US5327567A (en) | Method and system for returning emulated results from a trap handler | |
US6374399B1 (en) | Apparatus and method for providing list and read list capability for a host computer system | |
US7219335B1 (en) | Method and apparatus for stack emulation during binary translation | |
US7162401B1 (en) | Monitoring of resources that are being modeled by simulation or emulation | |
Barbacci et al. | An architectural research facility: ISP descriptions, simulation, data collection | |
US6370589B1 (en) | Process for performing at least one test on at least one of the objects of an object-oriented program capable of running in parallel on a computer | |
CA2236640A1 (fr) | Systeme d'emulation comprenant un generateur d'emulateur | |
US7676662B2 (en) | Virtualization of a non-privileged instruction that behaves differently when executed by privileged code than by non-privileged code | |
US5287522A (en) | External procedure invocation apparatus utilizing internal branch vector interrupts and vector address generation, in a RISC chip | |
US5822607A (en) | Method for fast validation checking for code and data segment descriptor loads |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EEER | Examination request | ||
FZDE | Dead |