CA2232826A1 - Protected programmable memory cartridge and computer system using same - Google Patents

Protected programmable memory cartridge and computer system using same

Info

Publication number
CA2232826A1
CA2232826A1 CA2232826A CA2232826A CA2232826A1 CA 2232826 A1 CA2232826 A1 CA 2232826A1 CA 2232826 A CA2232826 A CA 2232826A CA 2232826 A CA2232826 A CA 2232826A CA 2232826 A1 CA2232826 A1 CA 2232826A1
Authority
CA
Canada
Prior art keywords
control circuit
memory
bus
lock control
coprocessor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2232826A
Other languages
French (fr)
Other versions
CA2232826C (en
Inventor
James Lee Combs
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US08/168,675 external-priority patent/US5666516A/en
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of CA2232826A1 publication Critical patent/CA2232826A1/en
Application granted granted Critical
Publication of CA2232826C publication Critical patent/CA2232826C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Abstract

A computer system for high-performance video and audio manipulations comprising a locked memory cartridge and an audio/video/compact disk (CD) drive controller/coprocessor. The computer system has a central processing unit (CPU) with at least one bus associated therewith, with the bus having at least one bus line. The cartridge comprises a readable memory, a memory control circuit, a lock control circuit, and a connector all in circuit communication with each other. The connector allows the memory, the memory control circuit, and the lock control circuit to be pluggably connected in circuit communication with the CPU. The memory control circuit scrambles some of the bus lines, thereby scrambling the data in the memory on reset, and unscrambles the bus lines responsive to inputs from the lock control circuit. The lock control circuit monitors the bus, waiting for a proper combination of bus values to be asserted onto the bus, at which time the lock control circuit causes the memory control circuit to unscramble the bus lines.
The audio/video/CD drive controller/coprocessor comprises a CPU interface, a CPU cache, a memory controller, a memory bus arbitrator, a DRAM refresher, a video controller, a CD
drive controller, a digital signal processor (DSP) sound coprocessor, and a "blitter"
graphics coprocessor in an integrated package.
CA002232826A 1993-12-16 1994-08-26 Protected programmable memory cartridge and computer system using same Expired - Fee Related CA2232826C (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/168,675 US5666516A (en) 1993-12-16 1993-12-16 Protected programmable memory cartridge having selective access circuitry
US08/168,675 1993-12-16
CA002130979A CA2130979C (en) 1993-12-16 1994-08-26 Protected programmable memory cartridge and computer system using same

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CA002130979A Division CA2130979C (en) 1993-12-16 1994-08-26 Protected programmable memory cartridge and computer system using same

Publications (2)

Publication Number Publication Date
CA2232826A1 true CA2232826A1 (en) 1995-06-17
CA2232826C CA2232826C (en) 2000-12-12

Family

ID=25677455

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002232826A Expired - Fee Related CA2232826C (en) 1993-12-16 1994-08-26 Protected programmable memory cartridge and computer system using same

Country Status (1)

Country Link
CA (1) CA2232826C (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11914756B2 (en) 2018-08-03 2024-02-27 Micron Technology, Inc. Data protection in computer processors

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11914756B2 (en) 2018-08-03 2024-02-27 Micron Technology, Inc. Data protection in computer processors

Also Published As

Publication number Publication date
CA2232826C (en) 2000-12-12

Similar Documents

Publication Publication Date Title
CA2130979A1 (en) Protected Programmable Memory Cartridge and Computer System Using Same
US5249232A (en) Data processing system having an encryption device
CA2113035A1 (en) Ram protection apparatus
CA2118995A1 (en) Arbitration Logic for Multiple Bus Computer System
CA2191555A1 (en) Smart Card Message Transfer Without Microprocessor Intervention
EP0382469A3 (en) Arbitration of bus access in digital computers
EP0795157B1 (en) Bridge between two buses
CA2072590A1 (en) Security device having a memory and/or a microcomputer for data processing hardware
CA2232826A1 (en) Protected programmable memory cartridge and computer system using same
CA2084039A1 (en) Parallel Data Processing Control System
CA2150024A1 (en) Pipelined data ordering system
US5867676A (en) Reset circuit for a peripheral component interconnect bus
US20040252575A1 (en) Method and arrangement for protecting information
US7782328B1 (en) Method and apparatus of video graphics and audio processing
CA2065997A1 (en) Personal computer with alternate system controller
JPH07120228B2 (en) Data protection device
JPS5549769A (en) Sales management unit
KR0174510B1 (en) Interface unit
Donlin Graphics system rivals supercomputer performance
KR19980052803A (en) How to control the power saving mode of a computer system
JPH0553923A (en) Main storage device control circuit
US6243810B1 (en) Method and apparatus for communicating a configuration sequence throughout an integrated circuit chip
TW327213B (en) A multiprocessor computer apparatus
WO1997004396A1 (en) A computer bus-based digital video decompression system
TW344813B (en) Game card and information processing system using the same

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed