CA2221502C - Boiter pour semiconducteurs - Google Patents
Boiter pour semiconducteurs Download PDFInfo
- Publication number
- CA2221502C CA2221502C CA002221502A CA2221502A CA2221502C CA 2221502 C CA2221502 C CA 2221502C CA 002221502 A CA002221502 A CA 002221502A CA 2221502 A CA2221502 A CA 2221502A CA 2221502 C CA2221502 C CA 2221502C
- Authority
- CA
- Canada
- Prior art keywords
- heat sink
- ground
- heat
- integrated circuit
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01067—Holmium [Ho]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/15165—Monolayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15312—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
Landscapes
- Physics & Mathematics (AREA)
- Health & Medical Sciences (AREA)
- Electromagnetism (AREA)
- Toxicology (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP351496/93 | 1993-12-29 | ||
JP5351496A JP2944405B2 (ja) | 1993-12-29 | 1993-12-29 | 半導体素子の冷却構造および電磁遮蔽構造 |
CA002139266A CA2139266C (fr) | 1993-12-29 | 1994-12-29 | Boitier de dispositif a semiconducteur |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA002139266A Division CA2139266C (fr) | 1993-12-29 | 1994-12-29 | Boitier de dispositif a semiconducteur |
Publications (2)
Publication Number | Publication Date |
---|---|
CA2221502A1 CA2221502A1 (fr) | 1995-06-30 |
CA2221502C true CA2221502C (fr) | 2001-06-12 |
Family
ID=25677713
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA002221502A Expired - Fee Related CA2221502C (fr) | 1993-12-29 | 1994-12-29 | Boiter pour semiconducteurs |
Country Status (1)
Country | Link |
---|---|
CA (1) | CA2221502C (fr) |
-
1994
- 1994-12-29 CA CA002221502A patent/CA2221502C/fr not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
CA2221502A1 (fr) | 1995-06-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2139266C (fr) | Boitier de dispositif a semiconducteur | |
US5396403A (en) | Heat sink assembly with thermally-conductive plate for a plurality of integrated circuits on a substrate | |
US5761044A (en) | Semiconductor module for microprocessor | |
EP0594395B1 (fr) | Module semi-conducteur de puissance | |
US5157480A (en) | Semiconductor device having dual electrical contact sites | |
US5430611A (en) | Spring-biased heat sink assembly for a plurality of integrated circuits on a substrate | |
US7180745B2 (en) | Flip chip heat sink package and method | |
JP3004578B2 (ja) | 熱放散増強のための多熱導伝路とパッケージ統合性及び信頼性向上のための縁の周りを囲むキャップからなる集積回路パッケージ | |
EP0871352B1 (fr) | Structure pour refroidir un circuit intégré | |
US5930115A (en) | Apparatus, method and system for thermal management of a semiconductor device | |
KR100312236B1 (ko) | 전자회로를패키징하는방법및그조립체 | |
US6081037A (en) | Semiconductor component having a semiconductor chip mounted to a chip mount | |
JP2974552B2 (ja) | 半導体装置 | |
JP3281220B2 (ja) | 回路モジュールの冷却装置 | |
EP1523036A2 (fr) | Boítier de dissipation de chaleur pour dispositif semi-conducteur et methode associée | |
US20060274512A1 (en) | Circuit assembly with surface-mount ic package and heat sink | |
US5525835A (en) | Semiconductor chip module having an electrically insulative thermally conductive thermal dissipator directly in contact with the semiconductor element | |
WO2002035901A1 (fr) | Appareil de dissipation thermique pour element de circuit | |
US6130477A (en) | Thin enhanced TAB BGA package having improved heat dissipation | |
JPH0581185B2 (fr) | ||
KR20050073571A (ko) | 집적 회로 장치, 전자 회로 지지 기판 및 집적 회로와 히트싱크의 열적 접속 방법 | |
US7310224B2 (en) | Electronic apparatus with thermal module | |
EP0669651A1 (fr) | Procédé et appareil pour refroidir des composants électroniques | |
CA2221502C (fr) | Boiter pour semiconducteurs | |
KR20010015387A (ko) | Bga 형 반도체 장치 패키지 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EEER | Examination request | ||
MKLA | Lapsed |