CA2218373C - Fixed compromise equalization for a dual port fm modulator - Google Patents

Fixed compromise equalization for a dual port fm modulator Download PDF

Info

Publication number
CA2218373C
CA2218373C CA002218373A CA2218373A CA2218373C CA 2218373 C CA2218373 C CA 2218373C CA 002218373 A CA002218373 A CA 002218373A CA 2218373 A CA2218373 A CA 2218373A CA 2218373 C CA2218373 C CA 2218373C
Authority
CA
Canada
Prior art keywords
modulator
signal
frequency
impulse response
dual port
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA002218373A
Other languages
French (fr)
Other versions
CA2218373A1 (en
Inventor
Peter Mcconnell
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sierra Wireless Inc
Original Assignee
Sierra Wireless Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US08/423,951 external-priority patent/US5515013A/en
Application filed by Sierra Wireless Inc filed Critical Sierra Wireless Inc
Publication of CA2218373A1 publication Critical patent/CA2218373A1/en
Application granted granted Critical
Publication of CA2218373C publication Critical patent/CA2218373C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03CMODULATION
    • H03C3/00Angle modulation
    • H03C3/02Details
    • H03C3/09Modifications of modulator for regulating the mean frequency
    • H03C3/0908Modifications of modulator for regulating the mean frequency using a phase locked loop
    • H03C3/0941Modifications of modulator for regulating the mean frequency using a phase locked loop applying frequency modulation at more than one point in the loop
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03CMODULATION
    • H03C3/00Angle modulation
    • H03C3/02Details
    • H03C3/09Modifications of modulator for regulating the mean frequency
    • H03C3/0908Modifications of modulator for regulating the mean frequency using a phase locked loop
    • H03C3/0958Modifications of modulator for regulating the mean frequency using a phase locked loop applying frequency modulation by varying the characteristics of the voltage controlled oscillator
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03CMODULATION
    • H03C3/00Angle modulation
    • H03C3/02Details
    • H03C3/09Modifications of modulator for regulating the mean frequency
    • H03C3/0908Modifications of modulator for regulating the mean frequency using a phase locked loop
    • H03C3/0966Modifications of modulator for regulating the mean frequency using a phase locked loop modulating the reference clock

Landscapes

  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Networks Using Active Elements (AREA)

Abstract

A dual port frequency modulator and method for eliminating the undesired effects caused by high port/low port phase differences in a standard dual port frequency modulator. The frequency modulator includes a n inverse filter stage coupled to the input of a modulator stage including a first high port processing path for processing high frequency components of a modulation signal and a second low port processing path for processing low frequency components of a modulation signal. The outputs of the high and low paths are coupled to separate ports of a voltage controlled oscillator. The impulse response of t he inverse filter is designed to be the inverse of the impulse response of the modulator stage. The filter functions to counteract the adverse effects caused by the delay difference in the high and low processing paths of the modulator stage such that the overall response of th e dual port frequency modulator is significantly improved.

Description

.

FIXED COMPROlYIISL7 EQUAI,IZATION
FOR A DUAL PORT FM MODULATOR
EEMD OF THF. TNVFNTION
The present invention generally relates to dual port modulators and, more particularly, to systems for reducing distortion in dual port modulators.
Tn R A IyYlrrRnl,rnm OF TarxL_ uTUyVq.ON
It is knowa in the field of signal processing that frequencies close to DC
(i.e. zero frequency) are difficult to modulate. One prior art circuit used to overcome this problem is a dual port frequency modulator. The dual port frequency modulator is designed to modulate frequencies from zero frequency and greater.

The conventional dual port frequency modulator includes two data processing paths: a high frequency processing path for modulating high frequency components of the modu]ation signal and a low frequency processing path for modulating low frequency components. The high frequency prooessing path typically comprises a buffer and a variable gain amplifier which function to account for frequency deviation and gain imbalanccs, respectivaly, between the high and low processing paths. The low frequency processing path, on the oth.er hand, comprises considerably more signal components than the high path due to the additional signal processing needed to modulate lower frequency signais. The lower path often includes a series coupled temperature controlled crystal osci3]ator (TCXO), two frequency counters, a first phase detector, and a loop filter. T'hc outputs of the high and low frequency paths are both coupled to a separate input of a voltage controlled oscillator (VCO). The VCO
effectively adds the two input signals and outputs the desired frequency modulated signal.
The main drawback for the above described modulator design is that, due to the diffcrent structures of the high and low paths, the systcros havc different time delays between the modulation input and the inputs to the VCO.
This time delay difference equates to a phase delay difference between the high and low paths which results in a non-lincar phase response in the vicinity of the loop filter cut-off frequcncy for the above described dual port modulator. Due to this non-linear phasc response, signals in the viGinity of the loop filter cut-off frequency have approximately the same amplitudes but diffcrcnt phases. As=a result, out-of-phase signals cancel and some altenuation occurs in the output signal of the modulator, thereby affecting the impulse response ~'i.e. gain and magnitude response) of the modulator. The manner in which the impulse rrcpon= is affected is that the gain of the modulator in the region of the loop fsltcr frequency "dips". The magnitudr response, in turn, affects the modulation index, and in particular, degrades the frequcncy deviation versus -time response of the prior art modulator.

JP-A-0 7 030 332 provides an FM modulator enablinj a completely flat amplitude frequency of FM modulated signal, wherein this FM modulator enables FM modulation by creating a flat high frequency and low frequency region on both sides of VCO, using a VCO and a standard VCO for this purpose.
The construction comprises VCO which generates a transmission output signal, divider, which divides one part of this transmission output sijnal, phase comparator, which provides the output of direct current voltage correspondina, to the phase difference between the standard frequency of the output frequency signal of this divider, loop filter, which removes the high cycle components, etc., included in said direct current voltage, synthesizer, connected between - oC -ANtENDED SHEET
iP='--,PJcP

this loop filter and VCO, and an input terminal used to input sijnal which is to be subject to FM modulation through attenuators, which are used for adjustments of the synthesizer and of SVCO ; including compensatin- circuit compensating mainly for low pass components of the modulated frequency region between terminal and attenuator.

US-A-4 242 649 describes a phase locked loop which provides frequency modulation over an extended frequency range by summing a modulation signal with the loop sijnal at two separate points within the loop.
The modulation si~nal is directly applied to the control input terminal of the 0 volta~e controlled oscillator. In addition, the modulation signal is processed to compensate for the transfer functions of loop components, and the processed signal is summed with the loop signal at an additional point between the output terminals of the phase detector and the lowpass filter of the loop. The processina of the modulation sianal consists of preshapinc, of the signal to I S compensate for the transfer functions of loop circuitry located betweeh the voltage controlled oscillator and the summing junction.

S4!'~'MfARY OF TpIE LNVENTION
The present invention providc:s a method and system for eliminating the undesired effects caused by high po:tllow port phasc diffcrcnccs in a duai port I ti' frequency modulator. The present invention is achicved by pre-distartiag the modulation signal with an 'inversa filter", refcrred to as a fixed compromisc equalizcr, prior to being coupled to the input of the dual port modulator. The invcrse filt.e.r has a magnitude and phase response (i.e. impulse response) that is cssentially the inverse of the impuLse response of the non-ideal dual port modulator. Specifically, the inverse filter provides an impulse response in which the phase delay is compcnsated for in the region in wliich att.cnuation _"z b ', S -~ r ' ~ =!~ ''1~
Siyl+.. , _ 7_.~

='+-'._~'. i'~

aceurs in the non-ideal modulator resporise. In one etnbodiment of the prosent invention the inverse filter response is inmrporat d into a pre-existing pre-filtering stage, such as a pulse shaping filter. In this way little or no additional hardware is need.ea to implement the improved modulator of the present invention.

pEIEF D -SCRIPTIQN QF TDE DRAWNN'TS
Figure 1 shows a prior art dual port frequency modulator.
F"igure Z shows the phase response for each of the low and high ports of a prior art dual port frequency modulator, the composite phase response of the prior art dual port frequency modulator, and the ideal phase response for a dual port frequency modulator.
Ffigure 3 shows the typical magnitude response for a prior art dual port frequency modulator.

Figure 4A shows an ideal eye diagram for GMSK with h-0-50 for a prior art modulator.

Figure 411 shows the effects of phaso distortion on the eye diagram for a prior art dual port frequency modulator.

E-igure 5 shows the improved dual port modulator of the present invcntion including a pre-distorter stage.

Fignre 6 shows the magnitude response of the fixed compromise equalizer of the prescnt invention.
Figure 7 shows the actual eye diagram for GMSK with h=0.50 for the dual input modulator as shown in Figure S- =
1)ETAILED]DESCRIPTION
In Figure 1, which shows a conventional dual port frequency modulator, the input of the dual port frequency modulator is typicaIly coupled to a GMSK bandwidth limiter 10 which functions to initiatty bandlimit the modulation signal to a particular fretiuency raitge. Next, the bandlfmited input signal is passed through buffer 11 which functions to adjust the overall deviation frequency of the modulator. This is performed to ensure that the peak-to-peak voltage of the modulation input signal corresponds to a standardized deviation frequency (fa). Typically, the deviation frequency is adjusted such that.a 1.00 volt peak-to-peak voltage corresponds to a deviation frequency of 4.8 kHz. The output signal from buffer 1 i is coupled to two signal processing paths within the modulator, a high frequency processing path and a low frequency processing path.

The low frequency path is responsl'ble for modulating lower spectral frequency components. This path comprises temperatztre compensated crystal osciliator 12 (TCXO) which generates a reference frequency in the 10 MHz range. This reference frequency is divided down by a frequency counter 13 to a lower reference frequency in the 10-50 kHz range_ This reference frequency signal is coupled to a first input of phase detector 14. Phase detector 14 functions to output a voltage signal proportional to the phase differenee between the reference frequency signal coupled to its first input and the signal coupled to its second input. The output signal of the phase detector is passed through loop f~iter 15 which filters out all frequency components below the loop filter cut-off frequency (flocP c,.,t-off). The filtered signal is then coupled to a first input of voltage controlled oscillator 16 (VCO). VCO 16 essentially adds the two signals from each of the high and low paths =
and outputs a signal having a frequency proportional to the voltages of the inputs signals.

The high frequency path Is responsible for modulating the higher spectral frequency components. This path comprises buffer 17 and variable gain amplifier 18. Buffer 17 functions to balance the deviation frequency between the high and low signal processing paths and amplifier 18 functions to scale the output signal of the second buffer so as to balance the gain between the first and second signal processing paths. The output of amplifier 18 Is coupled to a second port of VCO 16. The second port of the VCO effectively bandlimits the high frequency signal from the high frequency signal processing path such that only frequency components above the loop filter cut-off frequency affect the VCO from this port. The output of VCO 16 is fed back to the second input of phase detector 14 through frequency counter 19.

Figure 2 shows a composite phase response 22 of the prior art dual port modulator shown in Figure 1. In Figure 2, the phase response 20 is shown for the high path and the phase response 21 for the low path. Because the low path contributes a signal only having significant amplitude below fioop cutroff, the frequency components of phase response 22 below fioop cut-off (section A) appear to have a phase response that is the same as low path response 21. Simiiariy, because the high path contributes a signal only having significant amplitude above Ãloop cut.aff, frequency components of phase response 22 above fioop cut-off (section C) appear to have a phase response that is the same as high path response 20. However, the phase response 22 at frequencies In the vicinity of fi,,P cu#_off (section B) is determined by a composite signal originatirig from both of the high and low paths.
This composite signal causes phase response 22 to be non-linear for frequencies within section B resulting in phase distortion within that frequency region.

Due to the above-described phase delay distortion, the signals from each of the high and low paths at the frequencies in the vicinity of floop cut-off have approximately the same amplitude but different phases. As a result, some of these out-of-phase signals cancel each out and cause aTtenuation in the magnitude response of the modulator.
Figure 3 shows the attenuation effect on the amplitude response of the prior art modulator having a loop cut-off frequency of approximately 3.6 kHz, (i.e. fioop cut-ott = 3.6 kHz). As seen in Figure 3, a"dip" (indicated by 30) in gain occurs approximately at 3.6 KHz indicating gain attenuation. Similarly, some of the signals in the vicinity of the loop filter cut-off frequency add together resulting in peak 31 indicating a boost in gain.

This attenuation can be mathematically described in the following manner. The output voltage signal from VCO 16, S(t), can be represented as the sum of two signals, v, (t) ancS v2(t). Because v, (t) and v2(t) are low pass and high pass filtered versions of the same signal, S(t) can be expressed as follows:
eq. 'f S(t) = vi (t) + v2(t) = m(t)hip(t) + m(t)hhp(t) where m(t) is the modulation input signal and hi(t) and hhp(t) are the impulse response functions of the low and high ports, respectively. At low frequencies, the signal S(t) is primarily the resultant convolution of the low pass response with modulation signal m(t). In other words m(t)hhp(t) @ 0 in equation 1 and S(t) = m(t)hip(t). At high frequencies, the signal S(t) is primarily the resultant convolution of the .30 high pass response with signal m(t), (i.e. m(t)hiR(t) C@ 0 and S(t) =
m(t) hhp(t)) .

Nowever, at the fioop cut-off both v1 and v2 contribute to signal S(t). Thus, S(t) at floop cut-off can be expressed, using M(t) = cos(ft) and hip(t) = hhp(t) = 0.50, as follows:

eq. 2 S(t) = vt (t) + v2(t) = 0.50cos(fct) + 0.50cos(fct + F) = 0.50{cos(ft) + cos(fct + F)}
= 0.50{cos(fct) + cos(ft)cos(F) - sin(fct)sin(F)}
= o.50cos(fct) (1 + cos(F)} - 0.50sin(fct)sin(l;)}
For small F, sin(F) @ 0, so that we can approximate the above expression as:

eq. 3 S(t) 0.50cos(fct){1 + cos(F)}
= cos(fct)cos2(F/2) if the phase difference of the signals in the two paths is zero, there will be no gain attenuation of the signal m(t) at the corner frequency. If however there is a non-zero phase difference between the two signals, cos2(F/2) < 1.0 and there will be attenuation at fiaoo cut-off= For example, a phase difference in the high port and low port paths of 40 degrees results in an attenuation of approximately 1.08 dB
at the corner frequency. As described above, due to a differance in time delay between fhe two paths, a phase difference between the high and low path of the prior art modulator results and cos2(F/2) <


The affect of the attenuation of the magnitude response also causes the degradation of the frequency deviation versus time response of the modulator, in particular, it causes an error in the modulation index. Figure 4A shows an ideal frequency versus time eye diagram for a modulator having a modulation index equal to 0.50 and Figure 4B
shows the frequency deviation versus time eye diagram for a typical prior art modulator. As shown in Figure 48, the phase distortion of the prior art moduiator not only causes variations along the freque.ncy deviation axis (i.e. modulation index error), but it also causes variations along the time axis (i.e. phase jitter) as illustrated in Figure 4B.

!n accordance with the present Invention, Figure 5 shows a system including a dual port modulator 50 and fixed compromise equalizer 51. The system provides improved overall Impulse responses by modulator 50 by applying fixed compromise equalizer 51 to the modulation signal prior to coupling to the input of modulator 50. The equalizer functions as an inverse filter and pre-distorts the modulation signal such that it essentially counteracts the undesired deviations In modulator 50 magnitude response. As indicated in Figure 5, the response of modulator 50 is H(w) and the response of equalizer 51 is H-1(w). In other words, fixed compromise equalizer 51 is designed to provide the opposite response as that of modulator 50. It is well known In the art of signal processing how to implement a circuit that provides a particular response. For instance, a stereo equalizer is designed such that gain can be manualiy varied to specific frequencies to provide the desired response to a listener. Another example of a circuit that is designed to provide a given response is a data modem where a fixed compromise equalizer is used to compensate for magnitude and phase distortions in a telephone channel.

Figure 6 shows the magnitude response of a fixed compromise equalizer as described by the present Invention designed to be utilized with a modulator having a magnitude response as illustrated in Figure 3., As shown, the magnitude response of the equalizer peaks (indicated by 60) at the same frequency at which the modulator magnitude response shown in Figure 3 dips. In other words, equalizer 51 increases the gain for frequencies at which attenuation occurs in modulator 50 magnitude response. It may be noted that equalizer 50 Is designed to account for peak 31 shown in Figure 3. As shown in Figure 6, the equalizer response dips (indicated by 61) at the same frequency at which peak 31 (Figure 3) occurs in the modulator response.
Figure 7 shows the actual frequency deviation versus time eye diagram for the improved modulator of the present invention in which h=0.50. As can be seen In Figure 7 all adverse effects (as seen in Figure 4B) due to the phase delay difference between the high and low modulation paths are eliminated.

One aspect of the present invention is that the inverse response may be Convolved with the response of a pre-existing transmitter pulse shaping filter that is coupled to the input of the dual port modulator.
Thus, the present invention may be implemented with the addition of very few (if anymore) components.
In the foregoing, a method and system was described for eliminating the undesired effects caused by high port/low port phase differences In a dual port frequency modulator is described. In the description, numerous specific details were set forth, such as particular frequencies and modulation indexes, to provide a thorough understanding of the present invention. It will be obvious, however, to one skilled in the art that these specific details need not be employed to practice the present invention. !n other instances, well-known signal processing theory has not been described in detail in order to avoid unnecessarily obscuring the present invention.

Thus, although the elements of the present invention have been described in conjunction with a certain embodiment, it is appreciated that the invention may be implemented in a variety of other ways, =
Consequently, it is to be understood that the particular embodiment shown and described by way of illustration are In no way intended to be considered limiting. Reference to the details of this embodiment is not intended to limit the scope of the claims which themselves recite only those features regarded as essential to the invention.

Claims (6)

-11-What is claimed is:
1. A dual port frequency modulator having two input modulation ports associated with two paths (1, 2), comprising: a means (50) for modulating a reference signal with a modulating signal, said modulating means having an impulse response with associated magnitude and phase characteristics; and a means (51) for filtering said modulating signal, said filtering means being coupled to input of said modulating means, characterized in that:
said filtering means has an impulse response with associated magnitude and phase characteristics that counteract the magnitude and phase characteristics of the means for modulation such that both the magnitude as well as the phase characteristics of the means for modulation are compensated.
2. The dual port frequency modulator as described in Claim 1 wherein said modulating means (50) includes a first signal processing path (1) for processing high frequency components of said modulating signal, a second frequency processing path (2) for processing low frequency components of said modulating signal, and a voltage controlled oscillator (16), wherein said first and second signal processing paths have their inputs coupled to said filtering means and their outputs coupled to said voltage controlled oscillator.
3. The dual port modulator as described in Claim 1 wherein said filtering means is a pulse shaping filter.
4. The dual port modulator as described in Claim 1 wherein said associated impulse response of said modulating means is non-linear and wherein an overall impulse response of a combination of said modulating means and said filtering means is essentially linear.
5. A method for eliminating undesirable modulator impulse response of a dual port frequency modulator having a modulation signal coupled to its input port, said modulation signal being processed through a first signal processing path (1) having a first associated delay and a first output and a second signal processing path (2) having a second output and having a second associated delay unequal to the first associated delay, the outputs of said first and second signal processing paths being coupled to a voltage controlled oscillator (16), wherein the inequality of said first delay and said second delay causes an undesirable modulator impulse response with associated magnitude and phase characteristics, the method comprising pre-distorting said modulation signal prior to coupling it to said input port to generate a pre-distorted signal having a pre-distortion impulse response with associated magnitude and phase characteristics, the method further characterized by:
setting said pre-distortion impulse response such that both the magnitude as well as the phase characteristics of the modulator impulse response are compensated by counteraction from the magnitude and phase characteristics of the pre-distortion impulse response.
6. The method as described in Claim 5 wherein said pre-distortion impulse response is incorporated into a pulse shaping filter.
CA002218373A 1995-04-18 1996-04-18 Fixed compromise equalization for a dual port fm modulator Expired - Fee Related CA2218373C (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/423,951 US5515013A (en) 1995-04-18 1995-04-18 Fixed compromise equalization for a dual port FM modulator
US08/423,951 1995-04-18
PCT/CA1996/000248 WO1996033553A1 (en) 1995-04-18 1996-04-18 Fixed compromise equalization for a dual port fm modulator

Publications (2)

Publication Number Publication Date
CA2218373A1 CA2218373A1 (en) 1996-10-24
CA2218373C true CA2218373C (en) 2007-08-21

Family

ID=38434571

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002218373A Expired - Fee Related CA2218373C (en) 1995-04-18 1996-04-18 Fixed compromise equalization for a dual port fm modulator

Country Status (1)

Country Link
CA (1) CA2218373C (en)

Also Published As

Publication number Publication date
CA2218373A1 (en) 1996-10-24

Similar Documents

Publication Publication Date Title
US7035341B2 (en) Quadrature gain and phase imbalance correction in a receiver
US6018275A (en) Phase locked loop with down-conversion in feedback path
US4618999A (en) Polar loop transmitter
US5341107A (en) FM quadrature demodulator with two phase comparison circuits
JPS61208927A (en) Am receiver
US4243956A (en) Automatic equalizer for a synchronous digital transmission signal
EP0806089A1 (en) A method and circuit for creating a modulated signal in a transceiver
US4193035A (en) Circuit arrangement for receiving one of the sidebands from a double sideband signal
US5515013A (en) Fixed compromise equalization for a dual port FM modulator
US5926067A (en) Sweep pilot technique for a control system that reduces distortion produced by electrical circuits
JP2690168B2 (en) Distortion correction device for power amplifier
US5706310A (en) Wide bandwidth loop in a frequency shift keying (FSK) system
US4249214A (en) Exciter having incidental phase correction compensation in consonance with output power level
CA2218373C (en) Fixed compromise equalization for a dual port fm modulator
US4156851A (en) Constant-phase delay network
US3789323A (en) Multiple input signal modulator and method therefor
CA1175922A (en) Arrangement for angle modulating a phase-locked loop frequency synthesizer
US4801900A (en) Image reject apparatus for signal synthesis applications
KR100968388B1 (en) Baseband Compensation of Offset Phase-locked Loops
US7433417B2 (en) Receiver with a signal path
US20040076241A1 (en) Method for reducing transmissions in boundary zones, in amplitude modulation transmitters operating in digital mode
EP0574083B1 (en) FM quadrature demodulator
GB2408398A (en) Calibration device for a phase locked loop synsthesiser
CA1095126A (en) Amplitude and delay equalization of surface acoustic- wave filters
EP1160968B1 (en) Method and apparatus for transmitting a signal

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed