CA2205708A1 - Process for interconnecting the nodes of a real time parallel computer - Google Patents
Process for interconnecting the nodes of a real time parallel computerInfo
- Publication number
- CA2205708A1 CA2205708A1 CA 2205708 CA2205708A CA2205708A1 CA 2205708 A1 CA2205708 A1 CA 2205708A1 CA 2205708 CA2205708 CA 2205708 CA 2205708 A CA2205708 A CA 2205708A CA 2205708 A1 CA2205708 A1 CA 2205708A1
- Authority
- CA
- Canada
- Prior art keywords
- data
- message
- real time
- blocks
- interconnection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 28
- 230000005540 biological transmission Effects 0.000 claims abstract description 18
- 238000004891 communication Methods 0.000 description 8
- 238000012546 transfer Methods 0.000 description 6
- 238000013459 approach Methods 0.000 description 2
- 230000006978 adaptation Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000004069 differentiation Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Computer And Data Communications (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Multi Processors (AREA)
Abstract
Process for interconnecting the nodes of a real time parallel computer, in which use is made, as an interconnection system, of a local switching network with virtual channels, each virtual channel being associated with a given pass band, so as to ensure end to end control of the transmission latency of a message to be transmitted on a real time basis, in a chain including a transmitting node (A) with a main processor (3A) and an interconnection interface adaptor (4A), a receiving node (B) with a main processor (3B) and an interconnection interface adaptor (4B), and at least one switch (1) connecting the said interface adaptors (3B, 4B).
Description
CA 0220~708 1997-0~-20 Process for interconnecting the nodes of a real time parallel computer The present invention relates to a process for interconnecting the nodes of a real time parallel computer, in which use is made, as an interconnection system, of a local switching network with virtual channels, each virtual channel being associated with a given pass band, so as to ensure end to end control of the transmission latency of a message to be transmitted on a real time basis, in a chain including a transmitting node with a main processor and an interconnection interface adaptor, a receiving node with a main processor and an interconnection interface adaptor, and at least one switch connecting the said interface adaptors.
It also relates to an interconnection interface adaptor for implementing the said process.
The present invention relates to the field of parallel (multi-node) computing systems and, more especially, to those used in distributed real time environments. The process according to the invention applies whenever a parallel computing system requires a high bandwith for data transfers between nodes, at the same time as low deterministic latency for real time communications.
It is known that, in a system comprising a plurality of calculating nodes connected by an interconnection system, it is necessary to exchange control type and data type informations, via messages conveyed by the interconnection system.
A first method consists in connecting the computing nodes by a specific, local communication network, providing a fixed, regular network topology, of the toric, matrix, etc.
type. Such interconnection systems are used in machines of the MPP (Massively Parallel Processor) type.
This method generally permits the interconnection of a fairly large number of computing nodes with good performances in terms of bandwith. The main drawback of this type of CA 0220~708 1997-0~-20 method is that the latency of message transmission, from end to end, is very poorly controlled as the data type information is transferred in large-sized blocks to make use of the network pass band, and the control messages are not differentiated.
In addition, these interconnection systems do not permit real geographical distribution of the computing nodes. Thus, remote data acquisition can only be accomplished through input/output interfaces, which makes local processing of the data impossible, or by a local network connected to one of the nodes of the computer, which further increases the latency of the transfers for such data acquisition.
A second approach, used at present, is to place computers in a network, this method being known as the " cluster " method. In this method, the priorities of transferred data are neither transmitted nor processed by the network, which makes impossible to control the overall behaviour of the system. In addition, the operation of the hardware necessitates the assistance of software to control the interconnection network and to ensure reliable transport of the information, which multiplies the latency of the transmissions by a large factor and does not permit the control over latency necessary for real time operation.
The main object of the present invention is thus to overcome these drawbacks and, to do so, it provides a process enabling low, deterministic latency to be obtained between the different nodes of a real time parallel computer using the switch and the physical interface of a local switching network as an interconnection system.
This process is essentially characterised in that it comprises the steps of :
- allocating, upon initialisation of a real time application on the main processor of the transmitting node, virtual channels with a bandwith available for the intensive data to be transmitted and virtual channels with a bandwith CA 0220~708 1997-0~-20 reserved for the data to be transmitted on a real time basis ;
- allocating a priority level to each message to transmitted on a real time basis ;
- segmenting the intensive data and the real time data into blocks of data, adding to each block of real time data the priority information of the corresponding message ;
- transmitting, over the adaptor of the interconnection interface of the transmitting node, the blocks of data corresponding to the intensive data at a speed corresponding to the available bandwith of the virtual channel under consideration and the blocks of data corresponding to the data to be transmitted on a real time basis at a speed corresponding to the reserved bandwith of the virtual channel under consideration, while observing the priority level allocated to each block of data ;
- re-assembling the blocks of data in the adaptor of the interconnection interface of the receiving node in order to reconstitute the messages ; and - transmitting the latter to the main processor of the receiving node, while observing the priority level of the said messages.
Thus, the real time aspects are taken into account from end to end. Among others, latency determinism is obtained thanks to differentiation between data messages and those ensuring the control of the execution of the software from the node transmitting the message, through its interface with the communication network, the network itself, and the interface with the network of the receiving node, to the receiving node. This process remains valid when the data transferred is voice, image or video data.
Finally, the proposed approach permits identical interconnection for internal and external communications with adaptation of the rates as a function of requirements.
Integration in a communication network is thus simple, while CA 0220~708 1997-0~-20 providing both internal and external real time behaviour.
It will be noted, moreover, that the process according to the invention makes it possible to place certain nodes of the parallel computer at remote locations, in particular data acquisition nodes, according to the capabilities of the local communication network.
According to the invention, an interconnection interface adaptor for implementing the said process is essentially characterised in that it includes :
at the transmission end - means for placing the real time messages, created by the main processor of the transmitting node and pre-allocated a priority level, in message transmission queues taking account of each virtual channel used and of the priority level inside the said channel ;
- arbitration means for selecting the next message to be transmitted and the corresponding virtual channel, as a function of the priority level of each message ;
- means for segmenting the message to be transmitted into blocks of data comprising the priority information of the corresponding message ;
- means for formatting the blocks of data ;and - means for transmitting the said blocks of data over the local switching network comprising at least one switch ;
and, at the reception end - means for receiving the blocks of data that have transited via the said local network switch ;
- means for re-assembling the message from the blocks of data received ; and - means for placing the reconstituted messages in reception queues, taking account of each virtual channel used and of the priority level of the message inside the said channel prior to transmitting them to the main processor of the receiving node.
One form of embodiment of the invention is described CA 0220~708 1997-0~-20 hereinafter by way of example, with reference to the annexed drawings, wherein :
- figure l very schematically represents the interconnection of the nodes of a parallel computer by means of a local switching network ; and - figure 2 schematically illustrates the different steps in the transmission of a message between two nodes of figure l, according to the process of the invention.
With reference, first of all, to figure l, we can see a plurality of nodes A, B, ... X, Y of a real time parallel computer, interconnected by means of a local switching network including a network of switches l and of physical links such as 2A~ 2B ... 2x and 2y.
Each of nodes A, B, ... X, Y includes a main processor, 3A~ 3B~ ... 3X~ 3y~ respectively, which accesses the local switching network by means of an interconnection interface adaptor, 4A~ 4B~ ... 4X~ 4y~ respectively, via an input/output bus, 5A' 5B~ ~-- 5X~ 5y~ respectively. According to the invention, each adaptor 4A~ 4B~ ... 4X~ 4y provides a medium for real time communications, in addition to the set of standard characteristics proper to the local switching network.
It should be noted that, in the particular form of embodiment of the invention described herein by way of example, the local switching network used is of the ATM
(Asynchronous Transfer Mode) type. In such an ATM network, communication between nodes takes place by means of virtual channels using physical links 2A~ 2B~ ... 2x, 2y, and with which are associated " Quality of service, known as QoS "
representing guarantees of bandwith or data rate parameters.
According to the invention, the Constant Bit Rate grade of service, known as CBR, is used for the transfer of data having real time characteristics, and the Available Bit Rate grade of service, known as ABR, is used for the transfer of intensive data, which makes it possible to use the priority CA 0220~708 1997-0~-20 mechanisms of switches l to differentiate between these two types of data and to ensure that the priority handling process for real time data is compatible with the standard operation of the said switches.
5We shall now describe the process for transferring real time data between two nodes of the parallel computer, for example between node A, operating as a transmitter, and node B, operating as a receiver, with more particular reference to figure 2.
10When a real time application that is run on processor 3A
of node A creates a message for transmitting real time data to the real time application that is being run on processor 3B Of node B, it transmits, in the header of the message, the current priority allocated to the said message. This is 15ensured by the operating system or by the application itself.
The different messages thus created are then queued in transmission queue queuing means 6A. According to the invention, a message queue is used for each CBR virtual channel, VCl..., Vci VCn, respectively, and for each priority level inside the said virtual channel, Pl... Pi... P
respectively.
It is to be noted here that ABR virtual channels, which do not convey real time data, but only intensive data, do not need to be organised according to priority. The intensive Z5 data is thus transmitted between the different nodes of the parallel computer in the same way as the real time data, as a function of its particular Quality of Service, without priority considerations.
The message to be transmitted is selected thanks to arbitration means 7A. These arbitration means first select the virtual channel, observing the Quality of Service parameter, as specified in the operation of the local switching network under consideration, in this case the ATM
network, and then, according to the invention, select from the transmission queue of this virtual channel the message CA 0220~708 1997-0~-20 having the highest level of priority.
Supposing, for example, that virtual channel Vci has been selected ; arbitration means 7A will then select, from this channel VCi, the non-empty message queue having the highest priority, for example queue Pi. The message selected will then be the message first to enter the said queue Pi.
It will be noted that each message the transmission of which has been interrupted in favour of a higher priority message has its references preserved in the message transmission queue of the virtual channel that is allocated thereto, this remaining so until the message has been transmitted in full. Supposing that there was a message being transmitted in the case of this virtual channel VCi, this message being of a lower priority than the message in queue Pi; the references of this message are preserved in the queue of corresponding priority, as well as an address indicating the part of the message still to be transmitted. This message will be selected again by the arbitration means 7A when all the queues with a priority higher than its own for the said virtual channel VCi are exhausted.
The message selected by the arbitration means 7A is then segmented into cells or blocks of data by segmenting means 8A
so as to ensure transfer of the message cell by cell.
According to the invention, and in the case of a message to be transmitted on a real time basis, the useful load of the cell or block of data is reduced in order to insert the priority information of the message, as given by the application and used for placing in the transmission queue 6A
and arbitration 7A.
The cell is then formatted at 9A~ according to the specification of the local switching network under consideration, in this case the ATM network, in such a way that it can be transmitted correctly by transmission means 1OA over the physical links, such as 2A~ and correctly processed by the switches of interconnection network l, with CA 0220~708 1997-0~-20 the corresponding Quality of Service.
It should be noted, moreover, that the cells or blocks of data corresponding to the intensive data are transmitted over adaptor 4A at a speed corresponding to the available bandwith of the ABR virtual channel under consideration, while the cells corresponding to the real time data are transmitted over the said adaptor at a speed corresponding to the reserved bandwith of the CBR virtual channel under consideration.
After passing through the network of switches l, the cell arrives at adaptor 4B ~f receiving node B via physical link 2B. When the reception means 11B receive a cell, they separate the useful load from the control information, including the priority information. This information is then used to re-assemble the message in re-assembly means 12B.
According to the invention, one message queue is used for each CBR virtual channel and for each priority level inside the said virtual channel. All the messages can thus be re-assembled simultaneously whatever the order of interleaving of the cells between the messages.
When the complete message has been re-assembled, its reference is placed in a reception queue 13B organised on a priority basis, according to the priority of the message.
This priority is then taken into account by the real time application running on processor 3B Of receiving node B. It will be noted that, at a given moment, the reception queue means 13B can contain several messages originating from different nodes and having different priorities.
Obviously, all the adaptors 4A' 4B~ 4x, 4y of the different nodes are of identical design and contain the means necessary both for transmission and reception of the messages.
It can be seen, in the final analysis, that the process according to the invention for interconnecting the nodes of a parallel computer enables the message cell with the highest CA 0220~708 1997-0~-20 priority to be transmitted at any time, in observance of the Quality of Service and of the priority of each message, given by the applications that are run on the different processors.
This process thus makes it possible to obtain low, deterministic latency for transmission of the real time messages between the different nodes of the computer.
It will be noted, moreover, that such an interconnection process makes it possible, since a local network is used, to place certain nodes of the parallel computer at remote locations, in particular the data acquisition nodes, which makes gives the system considerable flexibility.
It also relates to an interconnection interface adaptor for implementing the said process.
The present invention relates to the field of parallel (multi-node) computing systems and, more especially, to those used in distributed real time environments. The process according to the invention applies whenever a parallel computing system requires a high bandwith for data transfers between nodes, at the same time as low deterministic latency for real time communications.
It is known that, in a system comprising a plurality of calculating nodes connected by an interconnection system, it is necessary to exchange control type and data type informations, via messages conveyed by the interconnection system.
A first method consists in connecting the computing nodes by a specific, local communication network, providing a fixed, regular network topology, of the toric, matrix, etc.
type. Such interconnection systems are used in machines of the MPP (Massively Parallel Processor) type.
This method generally permits the interconnection of a fairly large number of computing nodes with good performances in terms of bandwith. The main drawback of this type of CA 0220~708 1997-0~-20 method is that the latency of message transmission, from end to end, is very poorly controlled as the data type information is transferred in large-sized blocks to make use of the network pass band, and the control messages are not differentiated.
In addition, these interconnection systems do not permit real geographical distribution of the computing nodes. Thus, remote data acquisition can only be accomplished through input/output interfaces, which makes local processing of the data impossible, or by a local network connected to one of the nodes of the computer, which further increases the latency of the transfers for such data acquisition.
A second approach, used at present, is to place computers in a network, this method being known as the " cluster " method. In this method, the priorities of transferred data are neither transmitted nor processed by the network, which makes impossible to control the overall behaviour of the system. In addition, the operation of the hardware necessitates the assistance of software to control the interconnection network and to ensure reliable transport of the information, which multiplies the latency of the transmissions by a large factor and does not permit the control over latency necessary for real time operation.
The main object of the present invention is thus to overcome these drawbacks and, to do so, it provides a process enabling low, deterministic latency to be obtained between the different nodes of a real time parallel computer using the switch and the physical interface of a local switching network as an interconnection system.
This process is essentially characterised in that it comprises the steps of :
- allocating, upon initialisation of a real time application on the main processor of the transmitting node, virtual channels with a bandwith available for the intensive data to be transmitted and virtual channels with a bandwith CA 0220~708 1997-0~-20 reserved for the data to be transmitted on a real time basis ;
- allocating a priority level to each message to transmitted on a real time basis ;
- segmenting the intensive data and the real time data into blocks of data, adding to each block of real time data the priority information of the corresponding message ;
- transmitting, over the adaptor of the interconnection interface of the transmitting node, the blocks of data corresponding to the intensive data at a speed corresponding to the available bandwith of the virtual channel under consideration and the blocks of data corresponding to the data to be transmitted on a real time basis at a speed corresponding to the reserved bandwith of the virtual channel under consideration, while observing the priority level allocated to each block of data ;
- re-assembling the blocks of data in the adaptor of the interconnection interface of the receiving node in order to reconstitute the messages ; and - transmitting the latter to the main processor of the receiving node, while observing the priority level of the said messages.
Thus, the real time aspects are taken into account from end to end. Among others, latency determinism is obtained thanks to differentiation between data messages and those ensuring the control of the execution of the software from the node transmitting the message, through its interface with the communication network, the network itself, and the interface with the network of the receiving node, to the receiving node. This process remains valid when the data transferred is voice, image or video data.
Finally, the proposed approach permits identical interconnection for internal and external communications with adaptation of the rates as a function of requirements.
Integration in a communication network is thus simple, while CA 0220~708 1997-0~-20 providing both internal and external real time behaviour.
It will be noted, moreover, that the process according to the invention makes it possible to place certain nodes of the parallel computer at remote locations, in particular data acquisition nodes, according to the capabilities of the local communication network.
According to the invention, an interconnection interface adaptor for implementing the said process is essentially characterised in that it includes :
at the transmission end - means for placing the real time messages, created by the main processor of the transmitting node and pre-allocated a priority level, in message transmission queues taking account of each virtual channel used and of the priority level inside the said channel ;
- arbitration means for selecting the next message to be transmitted and the corresponding virtual channel, as a function of the priority level of each message ;
- means for segmenting the message to be transmitted into blocks of data comprising the priority information of the corresponding message ;
- means for formatting the blocks of data ;and - means for transmitting the said blocks of data over the local switching network comprising at least one switch ;
and, at the reception end - means for receiving the blocks of data that have transited via the said local network switch ;
- means for re-assembling the message from the blocks of data received ; and - means for placing the reconstituted messages in reception queues, taking account of each virtual channel used and of the priority level of the message inside the said channel prior to transmitting them to the main processor of the receiving node.
One form of embodiment of the invention is described CA 0220~708 1997-0~-20 hereinafter by way of example, with reference to the annexed drawings, wherein :
- figure l very schematically represents the interconnection of the nodes of a parallel computer by means of a local switching network ; and - figure 2 schematically illustrates the different steps in the transmission of a message between two nodes of figure l, according to the process of the invention.
With reference, first of all, to figure l, we can see a plurality of nodes A, B, ... X, Y of a real time parallel computer, interconnected by means of a local switching network including a network of switches l and of physical links such as 2A~ 2B ... 2x and 2y.
Each of nodes A, B, ... X, Y includes a main processor, 3A~ 3B~ ... 3X~ 3y~ respectively, which accesses the local switching network by means of an interconnection interface adaptor, 4A~ 4B~ ... 4X~ 4y~ respectively, via an input/output bus, 5A' 5B~ ~-- 5X~ 5y~ respectively. According to the invention, each adaptor 4A~ 4B~ ... 4X~ 4y provides a medium for real time communications, in addition to the set of standard characteristics proper to the local switching network.
It should be noted that, in the particular form of embodiment of the invention described herein by way of example, the local switching network used is of the ATM
(Asynchronous Transfer Mode) type. In such an ATM network, communication between nodes takes place by means of virtual channels using physical links 2A~ 2B~ ... 2x, 2y, and with which are associated " Quality of service, known as QoS "
representing guarantees of bandwith or data rate parameters.
According to the invention, the Constant Bit Rate grade of service, known as CBR, is used for the transfer of data having real time characteristics, and the Available Bit Rate grade of service, known as ABR, is used for the transfer of intensive data, which makes it possible to use the priority CA 0220~708 1997-0~-20 mechanisms of switches l to differentiate between these two types of data and to ensure that the priority handling process for real time data is compatible with the standard operation of the said switches.
5We shall now describe the process for transferring real time data between two nodes of the parallel computer, for example between node A, operating as a transmitter, and node B, operating as a receiver, with more particular reference to figure 2.
10When a real time application that is run on processor 3A
of node A creates a message for transmitting real time data to the real time application that is being run on processor 3B Of node B, it transmits, in the header of the message, the current priority allocated to the said message. This is 15ensured by the operating system or by the application itself.
The different messages thus created are then queued in transmission queue queuing means 6A. According to the invention, a message queue is used for each CBR virtual channel, VCl..., Vci VCn, respectively, and for each priority level inside the said virtual channel, Pl... Pi... P
respectively.
It is to be noted here that ABR virtual channels, which do not convey real time data, but only intensive data, do not need to be organised according to priority. The intensive Z5 data is thus transmitted between the different nodes of the parallel computer in the same way as the real time data, as a function of its particular Quality of Service, without priority considerations.
The message to be transmitted is selected thanks to arbitration means 7A. These arbitration means first select the virtual channel, observing the Quality of Service parameter, as specified in the operation of the local switching network under consideration, in this case the ATM
network, and then, according to the invention, select from the transmission queue of this virtual channel the message CA 0220~708 1997-0~-20 having the highest level of priority.
Supposing, for example, that virtual channel Vci has been selected ; arbitration means 7A will then select, from this channel VCi, the non-empty message queue having the highest priority, for example queue Pi. The message selected will then be the message first to enter the said queue Pi.
It will be noted that each message the transmission of which has been interrupted in favour of a higher priority message has its references preserved in the message transmission queue of the virtual channel that is allocated thereto, this remaining so until the message has been transmitted in full. Supposing that there was a message being transmitted in the case of this virtual channel VCi, this message being of a lower priority than the message in queue Pi; the references of this message are preserved in the queue of corresponding priority, as well as an address indicating the part of the message still to be transmitted. This message will be selected again by the arbitration means 7A when all the queues with a priority higher than its own for the said virtual channel VCi are exhausted.
The message selected by the arbitration means 7A is then segmented into cells or blocks of data by segmenting means 8A
so as to ensure transfer of the message cell by cell.
According to the invention, and in the case of a message to be transmitted on a real time basis, the useful load of the cell or block of data is reduced in order to insert the priority information of the message, as given by the application and used for placing in the transmission queue 6A
and arbitration 7A.
The cell is then formatted at 9A~ according to the specification of the local switching network under consideration, in this case the ATM network, in such a way that it can be transmitted correctly by transmission means 1OA over the physical links, such as 2A~ and correctly processed by the switches of interconnection network l, with CA 0220~708 1997-0~-20 the corresponding Quality of Service.
It should be noted, moreover, that the cells or blocks of data corresponding to the intensive data are transmitted over adaptor 4A at a speed corresponding to the available bandwith of the ABR virtual channel under consideration, while the cells corresponding to the real time data are transmitted over the said adaptor at a speed corresponding to the reserved bandwith of the CBR virtual channel under consideration.
After passing through the network of switches l, the cell arrives at adaptor 4B ~f receiving node B via physical link 2B. When the reception means 11B receive a cell, they separate the useful load from the control information, including the priority information. This information is then used to re-assemble the message in re-assembly means 12B.
According to the invention, one message queue is used for each CBR virtual channel and for each priority level inside the said virtual channel. All the messages can thus be re-assembled simultaneously whatever the order of interleaving of the cells between the messages.
When the complete message has been re-assembled, its reference is placed in a reception queue 13B organised on a priority basis, according to the priority of the message.
This priority is then taken into account by the real time application running on processor 3B Of receiving node B. It will be noted that, at a given moment, the reception queue means 13B can contain several messages originating from different nodes and having different priorities.
Obviously, all the adaptors 4A' 4B~ 4x, 4y of the different nodes are of identical design and contain the means necessary both for transmission and reception of the messages.
It can be seen, in the final analysis, that the process according to the invention for interconnecting the nodes of a parallel computer enables the message cell with the highest CA 0220~708 1997-0~-20 priority to be transmitted at any time, in observance of the Quality of Service and of the priority of each message, given by the applications that are run on the different processors.
This process thus makes it possible to obtain low, deterministic latency for transmission of the real time messages between the different nodes of the computer.
It will be noted, moreover, that such an interconnection process makes it possible, since a local network is used, to place certain nodes of the parallel computer at remote locations, in particular the data acquisition nodes, which makes gives the system considerable flexibility.
Claims (4)
1. Process for interconnecting the nodes of a real time parallel computer, in which use is made, as an interconnection system, of a local switching network with virtual channels, each virtual channel being associated with a given bandwith, so as to ensure end to end control of the transmission latency of a message to be transmitted on a real time basis, in a chain including a transmitting node (A) with a main processor (3A) and an interconnection interface adaptor (4A), a receiving node (B) with a main processor (3B) and an interconnection interface adaptor (4B), and at least one switch (1) connecting the said interface adaptors (3B, 4B), the said interconnection process being characterised in that it includes the steps of :
- allocating, upon initialisation of a real time application on the main processor of the transmitting node, virtual channels with a bandwith available for the intensive data to be transmitted and virtual channels with a pass band reserved for the data to be transmitted on a real time basis ;
- allocating a priority level to each message to transmitted on a real time basis ;
- segmenting the intensive data and the real time data into blocks of data, adding to each block of real time data the priority information of the corresponding message ;
- transmitting, over the adaptor of the interconnection interface of the transmitting node, the blocks of data corresponding to the intensive data at a speed corresponding to the available bandwith of the virtual channel under consideration and the blocks of data corresponding to the data to be transmitted on a real time basis at a speed corresponding to the reserved bandwith of the virtual channel under consideration, while observing the priority level allocated to each block of data ;
- re-assembling the blocks of data in the adaptor of the interconnection interface of the receiving node in order to reconstitute the messages ; and - transmitting the latter to the main processor of the receiving node, while observing the priority level of the said messages.
- allocating, upon initialisation of a real time application on the main processor of the transmitting node, virtual channels with a bandwith available for the intensive data to be transmitted and virtual channels with a pass band reserved for the data to be transmitted on a real time basis ;
- allocating a priority level to each message to transmitted on a real time basis ;
- segmenting the intensive data and the real time data into blocks of data, adding to each block of real time data the priority information of the corresponding message ;
- transmitting, over the adaptor of the interconnection interface of the transmitting node, the blocks of data corresponding to the intensive data at a speed corresponding to the available bandwith of the virtual channel under consideration and the blocks of data corresponding to the data to be transmitted on a real time basis at a speed corresponding to the reserved bandwith of the virtual channel under consideration, while observing the priority level allocated to each block of data ;
- re-assembling the blocks of data in the adaptor of the interconnection interface of the receiving node in order to reconstitute the messages ; and - transmitting the latter to the main processor of the receiving node, while observing the priority level of the said messages.
2. Interconnection process according to claim 1, characterised in that certain nodes of the parallel computer are placed at remote locations.
3. Interconnection process according to claim 2, characterised in that the remote nodes are data acquisition nodes.
4. Interconnection interface adaptor for implementing the interconnection process according to claim 1, characterised in that it includes :
at the transmission end (4B) - means (6A) for placing the real time messages, created by the main processor (3A) of the transmitting node (A) and pre-allocated a priority level, in message transmission queues taking account of each virtual channel used and of the priority level inside the said channel ;
- arbitration means (7A) for selecting the next message to be transmitted and the corresponding virtual channel, as a function of the priority level of each message ;
- means (8A) for segmenting the message to be transmitted into blocks of data comprising the priority information of the corresponding message ;
- means (9A) for formatting the blocks of data ;and - means (10A) for transmitting the said blocks of data over the local switching network comprising at least one switch ;
and, at the reception end (4B) - means (11B) for receiving the blocks of data that have transited via the said local network switch (1);
- means (12B) for re-assembling the message from the blocks of data received ; and - means (13B) for placing the reconstituted messages in reception queues, taking account of each virtual channel used and of the priority level of the message inside the said channel prior to transmitting them to the main processor (3B) of the receiving node (B).
at the transmission end (4B) - means (6A) for placing the real time messages, created by the main processor (3A) of the transmitting node (A) and pre-allocated a priority level, in message transmission queues taking account of each virtual channel used and of the priority level inside the said channel ;
- arbitration means (7A) for selecting the next message to be transmitted and the corresponding virtual channel, as a function of the priority level of each message ;
- means (8A) for segmenting the message to be transmitted into blocks of data comprising the priority information of the corresponding message ;
- means (9A) for formatting the blocks of data ;and - means (10A) for transmitting the said blocks of data over the local switching network comprising at least one switch ;
and, at the reception end (4B) - means (11B) for receiving the blocks of data that have transited via the said local network switch (1);
- means (12B) for re-assembling the message from the blocks of data received ; and - means (13B) for placing the reconstituted messages in reception queues, taking account of each virtual channel used and of the priority level of the message inside the said channel prior to transmitting them to the main processor (3B) of the receiving node (B).
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR9606278A FR2749092B1 (en) | 1996-05-21 | 1996-05-21 | METHOD FOR INTERCONNECTING THE NODES OF A REAL TIME PARALLEL COMPUTER |
| FR9606278 | 1996-05-21 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA2205708A1 true CA2205708A1 (en) | 1997-11-21 |
Family
ID=9492308
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA 2205708 Abandoned CA2205708A1 (en) | 1996-05-21 | 1997-05-20 | Process for interconnecting the nodes of a real time parallel computer |
Country Status (4)
| Country | Link |
|---|---|
| EP (1) | EP0809382A1 (en) |
| JP (1) | JPH1070558A (en) |
| CA (1) | CA2205708A1 (en) |
| FR (1) | FR2749092B1 (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1271331B1 (en) * | 2001-06-28 | 2008-10-15 | Nokia Corporation | Method for enabling a communication between processes and processing system using the same method |
| CN113992660A (en) * | 2021-10-29 | 2022-01-28 | 维沃移动通信有限公司 | File transmission method and device, electronic equipment and storage medium |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04229747A (en) * | 1990-08-17 | 1992-08-19 | Hitachi Ltd | Packet exchange system and packet exchange |
| EP0690596B1 (en) * | 1994-06-28 | 2002-05-15 | Hewlett-Packard Company, A Delaware Corporation | Method and apparatus for scheduling the transmission of cells of guaranteed-bandwidth virtual channels |
| IT1266895B1 (en) * | 1994-07-26 | 1997-01-21 | Cselt Centro Studi Lab Telecom | PROCEDURE FOR THE OPTIMUM ALLOCATION OF RESOURCES FOR THE TRANSPORT OF VARIABLE BAND INFORMATION FLOWS ON NETWORKS IN ATM TECHNIQUE, AND NODE |
| EP0712220A1 (en) * | 1994-11-08 | 1996-05-15 | International Business Machines Corporation | Hop-by-hop flow control in an ATM network |
-
1996
- 1996-05-21 FR FR9606278A patent/FR2749092B1/en not_active Expired - Fee Related
-
1997
- 1997-05-20 CA CA 2205708 patent/CA2205708A1/en not_active Abandoned
- 1997-05-21 EP EP97401121A patent/EP0809382A1/en not_active Withdrawn
- 1997-05-21 JP JP9169397A patent/JPH1070558A/en active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| JPH1070558A (en) | 1998-03-10 |
| FR2749092A1 (en) | 1997-11-28 |
| EP0809382A1 (en) | 1997-11-26 |
| FR2749092B1 (en) | 1998-08-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5166930A (en) | Data channel scheduling discipline arrangement and method | |
| US5933429A (en) | Multipoint-to-multipoint echo processing in a network switch | |
| US5457681A (en) | ATM-Ethernet portal/concentrator | |
| EP0512495A2 (en) | Switching node in a network with label multiplexed information | |
| US5153876A (en) | Communication protocol for statistical data multiplexers arranged in a wide area network | |
| US7920471B2 (en) | Call admission control method and system | |
| EP0677941A2 (en) | Method and apparatus for controlling transmission bandwidth between connectionless servers | |
| US6490264B1 (en) | Data transmission method and system | |
| US6298049B1 (en) | Method and arrangement for upstream timeslot assignment, and communication system wherein the method is used | |
| EP0884860A2 (en) | Channel allocation method for a satellite communication system | |
| US20020054576A1 (en) | Distributed asynchronous transfer mode (ATM) switch architecture for satellites | |
| CA2205708A1 (en) | Process for interconnecting the nodes of a real time parallel computer | |
| US6807177B2 (en) | System and method for asynchronous switching of composite cells, and corresponsing input port and output port modules | |
| JP2001509334A (en) | Method and apparatus for connecting messages having different formats and protocols | |
| US7330475B2 (en) | Method for sharing the bandwidth available for unicast and multicast flows in an asynchronous switching node | |
| EP0100585A2 (en) | Telecommunications digital switchblock | |
| US7130267B1 (en) | System and method for allocating bandwidth in a network node | |
| AU715561B2 (en) | Method for optimization of the utilization of connecting sections in systems in which information is transmitted in data packets | |
| CA2256341C (en) | Process for optimizing the utilization of connecting links in systems which transmit data in data packets | |
| AU640847B2 (en) | A network station | |
| KR100270718B1 (en) | Asynchronous Transfer Mode Cell Multiplexing and Demultiplexing Devices | |
| EP1264510B1 (en) | Adaptation of transmission capacity in packet-switched networks, using atm-cells | |
| KR0175484B1 (en) | Path Control Method using Band Reservation in Fully Distributed Asynchronous Transfer Mode Switching System | |
| Akaike et al. | A very high speed data link control system using multiple protocol controllers | |
| JPH0758752A (en) | Atm signal transmission equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FZDE | Dead |