CA2205528A1 - Data processing apparatus and method of data transmission of data processing apparatus - Google Patents
Data processing apparatus and method of data transmission of data processing apparatusInfo
- Publication number
- CA2205528A1 CA2205528A1 CA002205528A CA2205528A CA2205528A1 CA 2205528 A1 CA2205528 A1 CA 2205528A1 CA 002205528 A CA002205528 A CA 002205528A CA 2205528 A CA2205528 A CA 2205528A CA 2205528 A1 CA2205528 A1 CA 2205528A1
- Authority
- CA
- Canada
- Prior art keywords
- data
- processing apparatus
- microprocessor
- memory chips
- data processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Semiconductor Integrated Circuits (AREA)
- Microcomputers (AREA)
Abstract
A data processing apparatus includes a microprocessor which processes data and outputs m bits of data simultaneously and a semiconductor chip module. The module has a plurality of memory chips having data width of n bits data formed on each side of a substrate. The apparatus further includes data lines connected to the microprocessor and the memory chips for slicing m bit data into n bit data and providing the sliced n bit data to each memory chip.
The data of a data processing apparatus is transmitted by the microprocessor and the memory chips. The microprocessor outputs an address signal to the memory chips. One group of the memory chips outputs data upper n bits to the microprocessor in parallel based on the address signal. The other group of the memory chips outputs data of lower (m-n) bits to the microprocessor in parallel based on the address signal.
The data of a data processing apparatus is transmitted by the microprocessor and the memory chips. The microprocessor outputs an address signal to the memory chips. One group of the memory chips outputs data upper n bits to the microprocessor in parallel based on the address signal. The other group of the memory chips outputs data of lower (m-n) bits to the microprocessor in parallel based on the address signal.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3034038A JP2960560B2 (en) | 1991-02-28 | 1991-02-28 | Microelectronic equipment |
JP03-34038 | 1991-02-28 | ||
CA002061949A CA2061949C (en) | 1991-02-28 | 1992-02-27 | Electronic circuit package |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA002061949A Division CA2061949C (en) | 1991-02-28 | 1992-02-27 | Electronic circuit package |
Publications (2)
Publication Number | Publication Date |
---|---|
CA2205528A1 true CA2205528A1 (en) | 1992-08-29 |
CA2205528C CA2205528C (en) | 2002-04-23 |
Family
ID=25674994
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA002205528A Expired - Lifetime CA2205528C (en) | 1991-02-28 | 1992-02-27 | Data processing apparatus and method of data transmission of data processing apparatus |
Country Status (1)
Country | Link |
---|---|
CA (1) | CA2205528C (en) |
-
1992
- 1992-02-27 CA CA002205528A patent/CA2205528C/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
CA2205528C (en) | 2002-04-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2061949A1 (en) | Electronic circuit package | |
MY116972A (en) | High performance, low cost multi-chip module package | |
EP0473796A4 (en) | Semiconductor device having a plurality of chips | |
EP0401792A3 (en) | Semiconductor memory device | |
EP0662616A3 (en) | Boundary-scan-compliant multi-chip module | |
EP0720232A4 (en) | Multi-chip module | |
MY111907A (en) | Method for plating using nested plating buses and semiconductor device having the same. | |
EP0367185A3 (en) | Multiple piercing apparatus and method | |
EP0890989A4 (en) | Semiconductor device and method for manufacturing thereof | |
WO2003009302A1 (en) | Semiconductor memory device | |
EP0315792A3 (en) | Interconnection system for integrated circuit chips | |
EP0395612A3 (en) | Memory unit and method of making the same | |
EP0361808A3 (en) | Modular test structure for single chip digital exchange controller | |
EP0349325A3 (en) | Digital signal transmission apparatus | |
EP0381383A3 (en) | Semiconductor device having insulating substrate adhered to conductive substrate | |
EP0310496A3 (en) | Synchronous semiconductor memory device | |
IT9048190A0 (en) | "METHOD FOR PARALLEL TESTING ON MULTIPLE BITS IN A SEMICONDUCTOR MEMORY DEVICE" | |
WO1980002759A1 (en) | Slot scanning system | |
EP0256698A3 (en) | Bus structure having constant electrical characteristics | |
TW357358B (en) | Dram architecture with aligned data storage and bond pads | |
CA2205528A1 (en) | Data processing apparatus and method of data transmission of data processing apparatus | |
CA2010634A1 (en) | Digital processing apparatus | |
JPS6484625A (en) | Semiconductor integrated circuit device using film carrier | |
IE802439L (en) | Semiconductor ram device comprising a matrix of static¹memory cells | |
JPS5624946A (en) | Master slice type integrated circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EEER | Examination request | ||
MKEX | Expiry |