CA2086386C - Puce d'interface pour systeme de traitement de paroles - Google Patents

Puce d'interface pour systeme de traitement de paroles

Info

Publication number
CA2086386C
CA2086386C CA 2086386 CA2086386A CA2086386C CA 2086386 C CA2086386 C CA 2086386C CA 2086386 CA2086386 CA 2086386 CA 2086386 A CA2086386 A CA 2086386A CA 2086386 C CA2086386 C CA 2086386C
Authority
CA
Canada
Prior art keywords
interface
unit
communication
bus
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA 2086386
Other languages
English (en)
Other versions
CA2086386A1 (fr
Inventor
Daniel F. Daly
John J. Dwyer
Thomas C. Grandy
Mark N. Harris
Salvatore J. Morlando
Mark Sekas
Shamla V. Sharma
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Dictaphone Corp
Original Assignee
Dictaphone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dictaphone Corp filed Critical Dictaphone Corp
Publication of CA2086386A1 publication Critical patent/CA2086386A1/fr
Application granted granted Critical
Publication of CA2086386C publication Critical patent/CA2086386C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Multi Processors (AREA)
CA 2086386 1991-12-31 1992-12-29 Puce d'interface pour systeme de traitement de paroles Expired - Fee Related CA2086386C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US81651691A 1991-12-31 1991-12-31
US816,516 1991-12-31

Publications (2)

Publication Number Publication Date
CA2086386A1 CA2086386A1 (fr) 1993-07-01
CA2086386C true CA2086386C (fr) 1997-04-29

Family

ID=25220854

Family Applications (1)

Application Number Title Priority Date Filing Date
CA 2086386 Expired - Fee Related CA2086386C (fr) 1991-12-31 1992-12-29 Puce d'interface pour systeme de traitement de paroles

Country Status (2)

Country Link
CA (1) CA2086386C (fr)
GB (1) GB2263047B (fr)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05265883A (ja) * 1992-03-19 1993-10-15 Fujitsu Ltd デュアルポートｒａｍインタフェース方式
JPH07121181A (ja) * 1993-10-27 1995-05-12 Sony Corp 音声情報処理装置
GB2283596B (en) * 1993-11-01 1998-07-01 Ericsson Ge Mobile Communicat Multiprocessor data memory sharing
GB2343596A (en) * 1998-11-06 2000-05-10 Ibm VLSI chip macro interface

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4620118A (en) * 1982-10-01 1986-10-28 At&T Bell Laboratories Dual port access circuit with automatic asynchronous contention resolving capability
US4586133A (en) * 1983-04-05 1986-04-29 Burroughs Corporation Multilevel controller for a cache memory interface in a multiprocessing system
GB8430004D0 (en) * 1984-11-28 1985-01-09 Plessey Co Plc Microprocessor interface device
GB2228348A (en) * 1989-01-13 1990-08-22 Texas Instruments Ltd Memory interface integrated circuit
US5072420A (en) * 1989-03-16 1991-12-10 Western Digital Corporation FIFO control architecture and method for buffer memory access arbitration

Also Published As

Publication number Publication date
GB9227120D0 (en) 1993-02-24
CA2086386A1 (fr) 1993-07-01
GB2263047B (en) 1996-06-26
GB2263047A (en) 1993-07-07

Similar Documents

Publication Publication Date Title
US4698753A (en) Multiprocessor interface device
US5379384A (en) Configuration data loopback in a bus bridge circuit
US5666515A (en) Information processing system having multiple modules and a memory on a bus, where any module can lock an addressable portion of the memory by sending retry signals to other modules that try to read at the locked address
US7424552B2 (en) Switch/network adapter port incorporating shared memory resources selectively accessible by a direct execution logic element and one or more dense logic devices
KR960006506B1 (ko) 컴퓨터 시스템, 시스템 확장장치, 버스 결합장치 및 버스억세스 조정방법
US5408627A (en) Configurable multiport memory interface
US5293491A (en) Data processing system and memory controller for lock semaphore operations
KR0167817B1 (ko) 브리지 및 컴퓨터 시스템
GB2149158A (en) Memory management system
US3919692A (en) Fast inhibit gate with applications
KR101056153B1 (ko) 배리어 동작들의 조건부 브로드캐스트를 위한 방법 및 장치
US5142682A (en) Two-level priority arbiter generating a request to the second level before first-level arbitration is completed
US5740381A (en) Expandable arbitration architecture for sharing system memory in a computer system
US5930502A (en) Method for sharing a random-access memory between two asynchronous processors and electronic circuit for the implementation of this method
JPH09160866A (ja) バス・インタフェース論理システム及び同期方法
US5524261A (en) Voice processor interface chip with arbitration unit
CA2086386C (fr) Puce d'interface pour systeme de traitement de paroles
US5933613A (en) Computer system and inter-bus control circuit
US4037210A (en) Computer-peripheral interface
US6088761A (en) Reduced pin system interface
CA1120123A (fr) Mecanisme automatique de guidage et de mise en forme des donnees
CA2264683C (fr) Module universel de station operatrice pour systeme de commande de processus reparti
EP0886218B1 (fr) Schéma à multiplexage temporel de résolution d'interblocage dans l'arbitrage distribué
US6370593B1 (en) Apparatus for multiplexing bus interfaces on a computer expansion
US5539916A (en) DMA control for continuing transfer to input/output device in a cycle steal mode

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed