CA2051209A1 - Protocoles de coherence pour multiprocesseurs a memoire commune - Google Patents

Protocoles de coherence pour multiprocesseurs a memoire commune

Info

Publication number
CA2051209A1
CA2051209A1 CA2051209A CA2051209A CA2051209A1 CA 2051209 A1 CA2051209 A1 CA 2051209A1 CA 2051209 A CA2051209 A CA 2051209A CA 2051209 A CA2051209 A CA 2051209A CA 2051209 A1 CA2051209 A1 CA 2051209A1
Authority
CA
Canada
Prior art keywords
protocol
bus
write
caches
processors
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2051209A
Other languages
English (en)
Other versions
CA2051209C (fr
Inventor
Pradeep S. Sindhu
Cesar B. Douady
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xerox Corp
Original Assignee
Xerox Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xerox Corp filed Critical Xerox Corp
Publication of CA2051209A1 publication Critical patent/CA2051209A1/fr
Application granted granted Critical
Publication of CA2051209C publication Critical patent/CA2051209C/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means
    • G06F12/0833—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means in combination with broadcast means (e.g. for invalidation or updating)

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
CA002051209A 1990-11-30 1991-09-12 Protocoles de coherence pour multiprocesseurs a memoire commune Expired - Lifetime CA2051209C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US62049690A 1990-11-30 1990-11-30
US620496 1990-11-30

Publications (2)

Publication Number Publication Date
CA2051209A1 true CA2051209A1 (fr) 1992-05-31
CA2051209C CA2051209C (fr) 1996-05-07

Family

ID=24486187

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002051209A Expired - Lifetime CA2051209C (fr) 1990-11-30 1991-09-12 Protocoles de coherence pour multiprocesseurs a memoire commune

Country Status (4)

Country Link
EP (1) EP0489556B1 (fr)
JP (1) JPH0810447B2 (fr)
CA (1) CA2051209C (fr)
DE (1) DE69111764T2 (fr)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5724549A (en) * 1992-04-06 1998-03-03 Cyrix Corporation Cache coherency without bus master arbitration signals
FR2707776B1 (fr) * 1993-07-15 1995-08-18 Bull Sa Procédé de gestion de mémoires d'un système informatique, système informatique mémoire et support d'enregistrement mettant en Óoeuvre le procédé.
FR2707774B1 (fr) * 1993-07-15 1995-08-18 Bull Sa Procédé de gestion cohérente des échanges entre des niveaux d'une hiérarchie de mémoires à au moins trois niveaux.
US5530933A (en) * 1994-02-24 1996-06-25 Hewlett-Packard Company Multiprocessor system for maintaining cache coherency by checking the coherency in the order of the transactions being issued on the bus
JPH0836526A (ja) * 1994-07-22 1996-02-06 Nec Gumma Ltd 情報処理システム
JP3872118B2 (ja) * 1995-03-20 2007-01-24 富士通株式会社 キャッシュコヒーレンス装置
EP0735481B1 (fr) * 1995-03-31 2003-05-14 Sun Microsystems, Inc. Mécanisme au niveau système pour invalider des données stockées dans l'antémémoire externe d'un processeur dans un système d'ordinateur
US6292872B1 (en) 1998-02-17 2001-09-18 International Business Machines Corporation Cache coherency protocol having hovering (H) and recent (R) states
US6192451B1 (en) 1998-02-17 2001-02-20 International Business Machines Corporation Cache coherency protocol for a data processing system including a multi-level memory hierarchy
US6275908B1 (en) 1998-02-17 2001-08-14 International Business Machines Corporation Cache coherency protocol including an HR state
US6415358B1 (en) 1998-02-17 2002-07-02 International Business Machines Corporation Cache coherency protocol having an imprecise hovering (H) state for instructions and data
US6263407B1 (en) 1998-02-17 2001-07-17 International Business Machines Corporation Cache coherency protocol including a hovering (H) state having a precise mode and an imprecise mode
US7080211B2 (en) 2002-02-12 2006-07-18 Ip-First, Llc Microprocessor apparatus and method for prefetch, allocation, and initialization of a cache line from memory
US7089371B2 (en) 2002-02-12 2006-08-08 Ip-First, Llc Microprocessor apparatus and method for prefetch, allocation, and initialization of a block of cache lines from memory
US7080210B2 (en) 2002-02-12 2006-07-18 Ip-First, Llc Microprocessor apparatus and method for exclusive prefetch of a cache line from memory
US7624236B2 (en) * 2004-12-27 2009-11-24 Intel Corporation Predictive early write-back of owned cache blocks in a shared memory computer system
US9583182B1 (en) * 2016-03-22 2017-02-28 Intel Corporation Multi-level memory management
CN110929226B (zh) * 2019-11-26 2024-04-19 广东电网有限责任公司广州供电局 配电网停电预测方法、装置及系统
US11360906B2 (en) * 2020-08-14 2022-06-14 Alibaba Group Holding Limited Inter-device processing system with cache coherency

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4843542A (en) * 1986-11-12 1989-06-27 Xerox Corporation Virtual memory cache for use in multi-processing systems
JPH01276263A (ja) * 1988-04-27 1989-11-06 Agency Of Ind Science & Technol バス通信装置

Also Published As

Publication number Publication date
EP0489556A3 (en) 1993-06-16
JPH0810447B2 (ja) 1996-01-31
DE69111764D1 (de) 1995-09-07
EP0489556A2 (fr) 1992-06-10
EP0489556B1 (fr) 1995-08-02
CA2051209C (fr) 1996-05-07
DE69111764T2 (de) 1996-03-28
JPH04302051A (ja) 1992-10-26

Similar Documents

Publication Publication Date Title
CA2051209A1 (fr) Protocoles de coherence pour multiprocesseurs a memoire commune
CA2051222A1 (fr) Bus de memoire coherent a commutation de paquets pour multiprocesseurs a memoire commune
EP0936555A3 (fr) Protocole de cohérence d'antémémoire avec réalisation indépendante d'operations d'antémémoire optimisées
CA2026224A1 (fr) Dispositif pour maintenir la coherence dans un systeme informatique a multitraitement utilisant une antememoire virtuelle
EP0301354A3 (fr) Protocole de cohérence d'antémémoire pour système multiprocesseur
KR100348200B1 (ko) Ccr 디렉토리
EP0851356A3 (fr) Système d'ordinateur multiprocesseur
TW242185B (en) Data memory and processor bus
CA2062910A1 (fr) Strategie de reecriture optimale pour protocoles a base de repertoires servant a assurer la coherence des donnees en antememoire
CA2062909A1 (fr) Systeme multiprocesseur et appareil de transmission de donnees pour ce systeme
EP0744748A3 (fr) Mémoire DIMM à capacité élevée comprenant une mémoire de données et une mémoire d'états
EP0834816A3 (fr) Architecture de microprocesseur pouvant prendre en charge plusieurs processeurs hétérogènes
ES2109256T3 (es) Disposicion de bus de acceso a memoria.
CA2414438A1 (fr) Systeme et procede de gestion de semaphores et d'operations atomiques dans un multiprocesseur
CA2138263A1 (fr) Multiprocesseur
GB2263349B (en) Computer bus with virtual memory data transfer capability using virtual address/data lines
CA2289402A1 (fr) Methode et systeme d'execution efficace d'operations dans un systeme de traitement de donnees
Chaudhry et al. Separated caches and buses for multiprocessor system
CA2019300A1 (fr) Systeme multiprocesseur avec memoire partagee
JPS6481066A (en) Connection system for multi-processor
CA2081913A1 (fr) Methode et dispositif d'acces a la page zero de la memoire d'un systeme multiprocesseur
CA2215844A1 (fr) Systeme multitraitement avec mise en correspondance d'adresses
EP0392184A3 (fr) Organisation de mémoire hiérarchique
AU1209299A (en) A directory-based cache coherency system
EP0396940A3 (fr) Antémémoire et protocole de cohérence apparenté

Legal Events

Date Code Title Description
EEER Examination request
MKEX Expiry