CA2022876C - Signal receiver - Google Patents
Signal receiverInfo
- Publication number
- CA2022876C CA2022876C CA 2022876 CA2022876A CA2022876C CA 2022876 C CA2022876 C CA 2022876C CA 2022876 CA2022876 CA 2022876 CA 2022876 A CA2022876 A CA 2022876A CA 2022876 C CA2022876 C CA 2022876C
- Authority
- CA
- Canada
- Prior art keywords
- output
- voltage
- signal
- amplifier
- level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000000903 blocking effect Effects 0.000 claims description 9
- 230000003321 amplification Effects 0.000 claims description 3
- 238000003199 nucleic acid amplification method Methods 0.000 claims description 3
- 239000003990 capacitor Substances 0.000 description 11
- 238000010586 diagram Methods 0.000 description 6
- 230000003287 optical effect Effects 0.000 description 4
- 230000001052 transient effect Effects 0.000 description 3
- NLZUEZXRPGMBCV-UHFFFAOYSA-N Butylhydroxytoluene Chemical compound CC1=CC(C(C)(C)C)=C(O)C(C(C)(C)C)=C1 NLZUEZXRPGMBCV-UHFFFAOYSA-N 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Landscapes
- Dc Digital Transmission (AREA)
- Manipulation Of Pulses (AREA)
Abstract
In a signal receiver which amplifies and compares a digital input signal with a threshold value for level decision, the digital input signal is applied to the one input terminal of a summing amplifier, the level of the summed output is compared with the threshold value for level-deciding the input signal and the peak level of the summed output is held by a peak hold circuit. The difference between the peak level held by the peak hold circuit and a reference voltage is amplified by a differential amplifier and is then applied to the other input terminal of the summing amplifier, and its summed output is clamped to the reference voltage, thereby preventing an error in deciding a low-level input signal.
Description
2o22~l6 SIGNAL RECEIVER
The present invention relates to a signal receiver which receives an optical or electrical digital signal, amplifies it by a receiving amplifier and then decides its logical level by a comparator.
The background of the invention will be discussed in detail hereinbelow with the aid of the drawings.
In accordance with one aspect of the invention there is provided a signal receiver which amplifies a digital signal and compares it with a threshold value to perform a level decision, comprising: summing amplifier means having first and second input terminals, for summing and amplifying two signals input thereto;
comparator means connected to the output of said summing amplifier means, for comparing its output with said threshcld value; peak hold circuit means supplied with the summed output of said summing amplifier means, for holding its peak level; reference voltage generator means for generating a fixed reference voltage; and differential amplifier means supplied with output of said peak hold circuit means and said reference voltage from said reference voltage generator means, for amplifying the difference therebetween; wherein said digital input signal and the output of said differential amplifier means are applied to said first and second input terminals of said summing amplifier means, respectively.
.~
The present invention relates to a signal receiver which receives an optical or electrical digital signal, amplifies it by a receiving amplifier and then decides its logical level by a comparator.
The background of the invention will be discussed in detail hereinbelow with the aid of the drawings.
In accordance with one aspect of the invention there is provided a signal receiver which amplifies a digital signal and compares it with a threshold value to perform a level decision, comprising: summing amplifier means having first and second input terminals, for summing and amplifying two signals input thereto;
comparator means connected to the output of said summing amplifier means, for comparing its output with said threshcld value; peak hold circuit means supplied with the summed output of said summing amplifier means, for holding its peak level; reference voltage generator means for generating a fixed reference voltage; and differential amplifier means supplied with output of said peak hold circuit means and said reference voltage from said reference voltage generator means, for amplifying the difference therebetween; wherein said digital input signal and the output of said differential amplifier means are applied to said first and second input terminals of said summing amplifier means, respectively.
.~
The present invention will be described in detail hereinbelow with the aid of the accompanying drawings, in which:
Fig. 1 is a diagram showing a conventional S signal receiver for receiving an optical signal;
Fig. 2 is a waveform diagram showing signals occurring at respective parts of the signal receiver depicted in Fig. 1;
Fig. 3 is a circuit diagram illustrating an embodiment of the present invention;
Fig. 4 is a waveform diagram showing signals occurring at respective parts in the embodiment depicted in Fig. 3;
Fig. 5A is a circuit diagram showing an example lS of a peak hold circuit 16 employed in the Fig. 3 embodiment; and Fig. SB is a circuit diagram illustrating a modified form of the peak hold circuit 16.
In this kind of signal receiver heretofore employed, a DC blocking capacitor is provided at the input side of the receiving amplifier when the DC
component of an input signal varies great or when the drift of, for example, a photoelectric converter at the input side is large, Fig. 1 shows a prior art example of the signal receiver of the type receiving an optical digital signal. An input optical signal Pin (row A in Fig. 2) is applied to a photoelectric converter 11, in which it is converted by a photodiode la to an electric signal, which is amplified by an amplifier lb. The amplified signal is provided via a DC blocking capacitor 12 to an inverting amplifier 13, in which it is further amplified, and the amplified output (row B in Fig. 2) is provided at one input terminal of a comparator 14. The DC blocking capacitor 12 and the inverting amplifier 13 constitute a receiving amplifier lS.
~-}~
~3- 20~28~ G
As shown at row B in Fig. 2 the output Vo of the receiving amplifier 15 undergoes a transient phenomenon immediately after the arrival of an input signal, under the influence of a time constant circuit which is defined by the capacitance of the DC blocking capacitor 12 and the input resistance of the inverting amplifier 13. The output Vo of the receiving amplifier 15 is compared with a threshold value VT in the comparator 14, from which is provided a signal (row C in Fig. 2) which goes high or low depending on whether the output Vo is smaller or greater than the threshold value VT.
Assuming that the threshold voltage VT of the comparator 14 is set to a low level shown at row B in Fig. 2 and a second input signal p of an amplitude appreciably smaller than that of a first input signal S
is applied in the OFF period of the first input signal S
of an ordinary amplitude, then some of the second input signal pulses p, for example, two pulses at the right-hand side, cannot be detected by the comparator 14 as shown in row C of Fig. 2. If the threshold voltage VT is set to such a high level as indicated by VTI at row B in Fig. 2, the comparator output remains at a low level for a certain period of time after arrival of an input signal as shown at row D in Fig. 2 and no signal detection is possible at this time. Thus, the conven-tlon-al signal receiver is defective in that some of the second digital signals p of a small amplitude, received in the OFF
period of the first digital signal S of a large amplitude, are not detected due to the aforementioned transient phenomenon of the receiving amplifier.
Referring now to Figs. 3 and 4, an embodiment of the present invention will be described. A digital signal Vi(t) applied to an input terminal IN is provided via a DC blocking capacitor 12 and a resistor 31 of a . ,~
summing amplifier 30 to an inverting input terminal of an operational amplifier 33. The output Vo(t) of the opera~ional amplifier 33 is applied to a comparator 14 and a peak hold circuit 16. The peak hold circuit 16 holds a positive peak value of the voltage waveform of the output Vo(t). Consequently, the output voltage Vb(t) of the peak hold circuit 16 is as follows:
Vb(t) 2 0 ..- (1) This voltage is applied to the one input terminal of a differential amplifier 20, in which a voltage of the difference between the voltage Vs (an output voltage of a power supply 17) provided to he other input terminal is amplified K-fold. That is, an output voltage Vc(t) expressed by the following equation (2) is provide~ via a resistor 32 of the summing amplifier 30 to the inverting input terminal of the operational amplifier 33.
Vc(t) = K{Vb(t) - Vs} ... (2) Assuming that the differential amplifier 20 has such a known arrangement as shown in Fig. 3 and letting the resistance values of both of resistors 21 and 22 connected in series to non-inverting and inverting input terminals of an operational amplifier 23 be represented by R3 and the resistance values of both of a resistor 24 connected between the non-inverting input terminal and a common potential point and a negative feedback resistor 25 be represented by R4, the amplification factor K of the differential amplifier 20 is given by K - R4/R3 ... (3) The output of the operational amplifier 33 in the summing amplifier 30 is negatively fed back to its invertlng input termlnal via a resis.or 34. The operational amplifier 33 and the resistors 31, 32 and 34 constitute the summing amplifier 30 as is well-known in .. ..
the art. Letting a voltage Led to one end of the resistor 31 and the amplification factor of the summing amplifier 30 be represented by Va(t) and A~, respectively, the output voltage Vo(t) is given by Vo(t) = -Af{Va(t) + Vc(t)} ............... (4) Af = Rf/Rl ............................... (5) where Rl is the resistance value of each of the resistors 31 and ~2 and Rf is the resistance value of the resistor 34. In the following description the voltages Vo(t), Va(t), Vb(t-) and Vc(t) will be identified by Vo, Va, Vb and Vc for the sake of simplicity.
The input resistance of the summi`ng amplifier 30, viewed from the capacitor 12 side, is equal to the resistance value Rl as is well-known in the art. If a square-wave voltage Vi having a peak value 2E as shown at row A in Fig. 4 is suddenly applied to the input terminal IN at a time t=O,the input voltage Va of the summing amplifier 30 has a transient waveform as shown at row B
in Fig. 4. Where the voltage Vi is a continuous square wave having a duty ratio o 50%, the voltage e(t) of the negative envelope of the input voltage Va is given by e(t) = -E{l-exP ClRl } ... (6) The envelope voltage e(t), in generai, has a gently varying waveform depending on the code configuration of the input digital signal and the time constant ClRl. As will be seen from comparison of the waveforms of the voltages Vi and Va shown in Fig. 4, the voltage Va is substantially equal to the sum of the voltage e(t) and the input voltase Vi. That is, the following equation holds:
Va - vi + e ... (7) Accordingly, the output voltage Vo becomes as follows:
. ~
Vo = -Af-(Vi + e + Vc~ l = Af-(-Vi - e - Vc} J -- (8) As will be seen from row A in Fig. 4, -Vi in the above i5 given by -Vi = -2E or 0 ........................... (9) and, as will be seen from row B in Fig. 4, -e is as foliows;
-e > 0 ... (10) The output Vb of the peak hold circuit 16 ought to be a 10 voltage nearly equal to the voltage of an envelope -joining peak values of the waveform of the output voltage Vo, and hence varies very slowly with time t (as compared with the voltage Vi). Consequently, -Vc in Eq. (8) also varies slowly. Consider the envelope of the waveform of the voltage Vo expressed by Eq. (8). It is seen, in this instance, that a curve joining levels of the voltage Vo in respective periods during which -Vi=-2E is an envelope joining troughs of the waveform of the voltage Vo and that a curve joining levels of the voltage Vo in respective periods during which Vi=0 is an envelope joining crests or peak values of the waveform of the voltage Vo. Accordingly, the voltage Vb can be obtained by setting Vi=- in Eq. (8) and can be expressed as fol'ows:
Vb = -Af-(e + Vc} ........................ (11) Modifying Eq. (2) by Eq. (11), it follows that Vc = K-(Vb - Vs) = K (-Af e - Af-Vc - Vs) Hence, Vc becomes as follows:
30-K Af e - K Vs ... (12) Vc = 1 + K-Af Substitution of Eq. (12) into Eq. (8) gives Vo = -Af(Vi+e K Af e+K-Vs l+K-A~
= -Af{Vi+ex(l K-Af )}+ K Af Vs ... (13) S l+K-Af l+K-Af In the above, K-Af is set to K-Af ~ l ... (14) Hence, Vo becomes as follows:
Vo ~ -Af-Vi + Vs ... (15) The voltage Vo is a square wave which has a maximum value Vs and a minimum value -2EAf as shown at row C in~~ig. 4.
In other words, the peak value (the point of Vi=0) ~t the trough of the waveform of the amplifier input Vl is lS controlled at the amplifier output such thzt Vo-Vs.
Even if the small-amplitude second digital signals p are input in the periods during ~hich Vi=0 as shown at row D in Fig. 4, all the second signals p c2n be decided as shown at row D in Fig. 4, by settin~ the threshold voltage VT the comparator 14 to a level crossing second signal outputs p' as depicted at row C in Fig. 4.
Since the positive peak value o the voltage Vo is equal to the voltage Vs, the volrzge Vb is nearly equzl to the voltzge Vs; so that the voltaae Vc is substantially Zero.
Where the input signal Vi is very smali or zero, Vo=Vs from Eq. (15).
As will be appreciated from the above, the receiving amplifier is composed of the DC blocking capacitor 12, the summin~ amolifier 30, the peak hold circuit 16 and the differential amplifier 20.
~ig. 5A illustrates an example of the peak hold '~
circui~ 16 in which a buffer amplifier 16A and a diode 16B are cascade-connected between input and output terminals Pl and P2 and the output termin21 P2 is connected to a common potential point Vi2 a parallel circuit of a capacitor 16C and a resistor 16D. In this circuit the threshold voltage of the diode 16B varies with temperature and the rectification characteristic somewhat varies accordingly. To lessen the influence of temperature, it is possible to employ such a known circuit as shown in Fig. 5B, in which an operational amplifier is used as the buffer amplifier 16A, the output end of the diode 16B is connected to an inverting input terminal of the amplifier 16A and the input terminal P
is connected to its non-inverting input terminal.
lS While in the above the receiving amplifier is described to have a DC bloc~ing capacitor at its input side, the present invention is not limited specifically thereto and a transformer may be used in place of the capacitor, and such a capacitor or transformer can be dispensed with.
As described above, according to the present invention, the OFF level of the input signal is clamped to a peak value equal to the reference voltage Vs. Even in the case where, in the OFF period of the large-amplitude first digital signal, the second digital signaLfar smaller in amplitude than the first signal is input, the both signals can be detected in the comparator of the next stage.
It will be apparent that many modifications and variations may be effected without departing from the scope of the novel concepts of the present invention.
, ~;
;,,!,L, ~
Fig. 1 is a diagram showing a conventional S signal receiver for receiving an optical signal;
Fig. 2 is a waveform diagram showing signals occurring at respective parts of the signal receiver depicted in Fig. 1;
Fig. 3 is a circuit diagram illustrating an embodiment of the present invention;
Fig. 4 is a waveform diagram showing signals occurring at respective parts in the embodiment depicted in Fig. 3;
Fig. 5A is a circuit diagram showing an example lS of a peak hold circuit 16 employed in the Fig. 3 embodiment; and Fig. SB is a circuit diagram illustrating a modified form of the peak hold circuit 16.
In this kind of signal receiver heretofore employed, a DC blocking capacitor is provided at the input side of the receiving amplifier when the DC
component of an input signal varies great or when the drift of, for example, a photoelectric converter at the input side is large, Fig. 1 shows a prior art example of the signal receiver of the type receiving an optical digital signal. An input optical signal Pin (row A in Fig. 2) is applied to a photoelectric converter 11, in which it is converted by a photodiode la to an electric signal, which is amplified by an amplifier lb. The amplified signal is provided via a DC blocking capacitor 12 to an inverting amplifier 13, in which it is further amplified, and the amplified output (row B in Fig. 2) is provided at one input terminal of a comparator 14. The DC blocking capacitor 12 and the inverting amplifier 13 constitute a receiving amplifier lS.
~-}~
~3- 20~28~ G
As shown at row B in Fig. 2 the output Vo of the receiving amplifier 15 undergoes a transient phenomenon immediately after the arrival of an input signal, under the influence of a time constant circuit which is defined by the capacitance of the DC blocking capacitor 12 and the input resistance of the inverting amplifier 13. The output Vo of the receiving amplifier 15 is compared with a threshold value VT in the comparator 14, from which is provided a signal (row C in Fig. 2) which goes high or low depending on whether the output Vo is smaller or greater than the threshold value VT.
Assuming that the threshold voltage VT of the comparator 14 is set to a low level shown at row B in Fig. 2 and a second input signal p of an amplitude appreciably smaller than that of a first input signal S
is applied in the OFF period of the first input signal S
of an ordinary amplitude, then some of the second input signal pulses p, for example, two pulses at the right-hand side, cannot be detected by the comparator 14 as shown in row C of Fig. 2. If the threshold voltage VT is set to such a high level as indicated by VTI at row B in Fig. 2, the comparator output remains at a low level for a certain period of time after arrival of an input signal as shown at row D in Fig. 2 and no signal detection is possible at this time. Thus, the conven-tlon-al signal receiver is defective in that some of the second digital signals p of a small amplitude, received in the OFF
period of the first digital signal S of a large amplitude, are not detected due to the aforementioned transient phenomenon of the receiving amplifier.
Referring now to Figs. 3 and 4, an embodiment of the present invention will be described. A digital signal Vi(t) applied to an input terminal IN is provided via a DC blocking capacitor 12 and a resistor 31 of a . ,~
summing amplifier 30 to an inverting input terminal of an operational amplifier 33. The output Vo(t) of the opera~ional amplifier 33 is applied to a comparator 14 and a peak hold circuit 16. The peak hold circuit 16 holds a positive peak value of the voltage waveform of the output Vo(t). Consequently, the output voltage Vb(t) of the peak hold circuit 16 is as follows:
Vb(t) 2 0 ..- (1) This voltage is applied to the one input terminal of a differential amplifier 20, in which a voltage of the difference between the voltage Vs (an output voltage of a power supply 17) provided to he other input terminal is amplified K-fold. That is, an output voltage Vc(t) expressed by the following equation (2) is provide~ via a resistor 32 of the summing amplifier 30 to the inverting input terminal of the operational amplifier 33.
Vc(t) = K{Vb(t) - Vs} ... (2) Assuming that the differential amplifier 20 has such a known arrangement as shown in Fig. 3 and letting the resistance values of both of resistors 21 and 22 connected in series to non-inverting and inverting input terminals of an operational amplifier 23 be represented by R3 and the resistance values of both of a resistor 24 connected between the non-inverting input terminal and a common potential point and a negative feedback resistor 25 be represented by R4, the amplification factor K of the differential amplifier 20 is given by K - R4/R3 ... (3) The output of the operational amplifier 33 in the summing amplifier 30 is negatively fed back to its invertlng input termlnal via a resis.or 34. The operational amplifier 33 and the resistors 31, 32 and 34 constitute the summing amplifier 30 as is well-known in .. ..
the art. Letting a voltage Led to one end of the resistor 31 and the amplification factor of the summing amplifier 30 be represented by Va(t) and A~, respectively, the output voltage Vo(t) is given by Vo(t) = -Af{Va(t) + Vc(t)} ............... (4) Af = Rf/Rl ............................... (5) where Rl is the resistance value of each of the resistors 31 and ~2 and Rf is the resistance value of the resistor 34. In the following description the voltages Vo(t), Va(t), Vb(t-) and Vc(t) will be identified by Vo, Va, Vb and Vc for the sake of simplicity.
The input resistance of the summi`ng amplifier 30, viewed from the capacitor 12 side, is equal to the resistance value Rl as is well-known in the art. If a square-wave voltage Vi having a peak value 2E as shown at row A in Fig. 4 is suddenly applied to the input terminal IN at a time t=O,the input voltage Va of the summing amplifier 30 has a transient waveform as shown at row B
in Fig. 4. Where the voltage Vi is a continuous square wave having a duty ratio o 50%, the voltage e(t) of the negative envelope of the input voltage Va is given by e(t) = -E{l-exP ClRl } ... (6) The envelope voltage e(t), in generai, has a gently varying waveform depending on the code configuration of the input digital signal and the time constant ClRl. As will be seen from comparison of the waveforms of the voltages Vi and Va shown in Fig. 4, the voltage Va is substantially equal to the sum of the voltage e(t) and the input voltase Vi. That is, the following equation holds:
Va - vi + e ... (7) Accordingly, the output voltage Vo becomes as follows:
. ~
Vo = -Af-(Vi + e + Vc~ l = Af-(-Vi - e - Vc} J -- (8) As will be seen from row A in Fig. 4, -Vi in the above i5 given by -Vi = -2E or 0 ........................... (9) and, as will be seen from row B in Fig. 4, -e is as foliows;
-e > 0 ... (10) The output Vb of the peak hold circuit 16 ought to be a 10 voltage nearly equal to the voltage of an envelope -joining peak values of the waveform of the output voltage Vo, and hence varies very slowly with time t (as compared with the voltage Vi). Consequently, -Vc in Eq. (8) also varies slowly. Consider the envelope of the waveform of the voltage Vo expressed by Eq. (8). It is seen, in this instance, that a curve joining levels of the voltage Vo in respective periods during which -Vi=-2E is an envelope joining troughs of the waveform of the voltage Vo and that a curve joining levels of the voltage Vo in respective periods during which Vi=0 is an envelope joining crests or peak values of the waveform of the voltage Vo. Accordingly, the voltage Vb can be obtained by setting Vi=- in Eq. (8) and can be expressed as fol'ows:
Vb = -Af-(e + Vc} ........................ (11) Modifying Eq. (2) by Eq. (11), it follows that Vc = K-(Vb - Vs) = K (-Af e - Af-Vc - Vs) Hence, Vc becomes as follows:
30-K Af e - K Vs ... (12) Vc = 1 + K-Af Substitution of Eq. (12) into Eq. (8) gives Vo = -Af(Vi+e K Af e+K-Vs l+K-A~
= -Af{Vi+ex(l K-Af )}+ K Af Vs ... (13) S l+K-Af l+K-Af In the above, K-Af is set to K-Af ~ l ... (14) Hence, Vo becomes as follows:
Vo ~ -Af-Vi + Vs ... (15) The voltage Vo is a square wave which has a maximum value Vs and a minimum value -2EAf as shown at row C in~~ig. 4.
In other words, the peak value (the point of Vi=0) ~t the trough of the waveform of the amplifier input Vl is lS controlled at the amplifier output such thzt Vo-Vs.
Even if the small-amplitude second digital signals p are input in the periods during ~hich Vi=0 as shown at row D in Fig. 4, all the second signals p c2n be decided as shown at row D in Fig. 4, by settin~ the threshold voltage VT the comparator 14 to a level crossing second signal outputs p' as depicted at row C in Fig. 4.
Since the positive peak value o the voltage Vo is equal to the voltage Vs, the volrzge Vb is nearly equzl to the voltzge Vs; so that the voltaae Vc is substantially Zero.
Where the input signal Vi is very smali or zero, Vo=Vs from Eq. (15).
As will be appreciated from the above, the receiving amplifier is composed of the DC blocking capacitor 12, the summin~ amolifier 30, the peak hold circuit 16 and the differential amplifier 20.
~ig. 5A illustrates an example of the peak hold '~
circui~ 16 in which a buffer amplifier 16A and a diode 16B are cascade-connected between input and output terminals Pl and P2 and the output termin21 P2 is connected to a common potential point Vi2 a parallel circuit of a capacitor 16C and a resistor 16D. In this circuit the threshold voltage of the diode 16B varies with temperature and the rectification characteristic somewhat varies accordingly. To lessen the influence of temperature, it is possible to employ such a known circuit as shown in Fig. 5B, in which an operational amplifier is used as the buffer amplifier 16A, the output end of the diode 16B is connected to an inverting input terminal of the amplifier 16A and the input terminal P
is connected to its non-inverting input terminal.
lS While in the above the receiving amplifier is described to have a DC bloc~ing capacitor at its input side, the present invention is not limited specifically thereto and a transformer may be used in place of the capacitor, and such a capacitor or transformer can be dispensed with.
As described above, according to the present invention, the OFF level of the input signal is clamped to a peak value equal to the reference voltage Vs. Even in the case where, in the OFF period of the large-amplitude first digital signal, the second digital signaLfar smaller in amplitude than the first signal is input, the both signals can be detected in the comparator of the next stage.
It will be apparent that many modifications and variations may be effected without departing from the scope of the novel concepts of the present invention.
, ~;
;,,!,L, ~
Claims (3)
1. A signal receiver which amplifies a digital input signal and compares it with a threshold value to perform a level decision, comprising:
summing amplifier means having first and second input terminals, for summing and amplifying two signals input thereto;
comparator means connected to the output of said summing amplifier means, for comparing its output with said threshold value;
peak hold circuit means supplied with the summed output of said summing amplifier means, for holding its peak level;
reference voltage generator means for generating a fixed reference voltage; and differential amplifier means supplied with the output of said peak hold circuit means and said reference voltage from said reference voltage generator means, for amplifying the difference therebetween;
wherein said digital input signal and the output of said differential amplifier means are applied to said first and second input terminals of said summing amplifier means, respectively.
summing amplifier means having first and second input terminals, for summing and amplifying two signals input thereto;
comparator means connected to the output of said summing amplifier means, for comparing its output with said threshold value;
peak hold circuit means supplied with the summed output of said summing amplifier means, for holding its peak level;
reference voltage generator means for generating a fixed reference voltage; and differential amplifier means supplied with the output of said peak hold circuit means and said reference voltage from said reference voltage generator means, for amplifying the difference therebetween;
wherein said digital input signal and the output of said differential amplifier means are applied to said first and second input terminals of said summing amplifier means, respectively.
2. The signal receiver of claim 1, wherein DC
blocking means is connected to said first input terminal of said summing amplifier means, for blocking a DC
component of said digital input signal, said digital input signal being provided via said DC blocking means to said first input terminal.
blocking means is connected to said first input terminal of said summing amplifier means, for blocking a DC
component of said digital input signal, said digital input signal being provided via said DC blocking means to said first input terminal.
3. The signal receiver of claim 1, wherein the product of the amplification factors of said summing amplifier means and said differential amplifier means is greater than 1.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CA 2022876 CA2022876C (en) | 1990-08-08 | 1990-08-08 | Signal receiver |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CA 2022876 CA2022876C (en) | 1990-08-08 | 1990-08-08 | Signal receiver |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CA2022876A1 CA2022876A1 (en) | 1992-02-09 |
| CA2022876C true CA2022876C (en) | 1994-08-02 |
Family
ID=4145673
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA 2022876 Expired - Fee Related CA2022876C (en) | 1990-08-08 | 1990-08-08 | Signal receiver |
Country Status (1)
| Country | Link |
|---|---|
| CA (1) | CA2022876C (en) |
-
1990
- 1990-08-08 CA CA 2022876 patent/CA2022876C/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CA2022876A1 (en) | 1992-02-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5119404A (en) | Signal receiver | |
| KR920003447B1 (en) | Schmittrigger circuit | |
| US5642075A (en) | Sampled data automatic gain control | |
| US20090212826A1 (en) | Hysteresis comparator | |
| US5426389A (en) | System for DC restoration of serially transmitted binary signals | |
| US5247211A (en) | Light-receiving circuit | |
| US4227155A (en) | Amplifier with dark current compensation | |
| US5142554A (en) | Data separator with noise-tolerant adaptive threshold | |
| US6812787B2 (en) | Reference voltage generating circuit and voltage amplifier using the same | |
| US5498993A (en) | Pulse light-receiving circuit with means to minimize power source noise | |
| US20090224805A1 (en) | Electronic circuit with compensation of intrinsic offset of differential pairs | |
| WO1982000931A1 (en) | A method and an arrangement for increasing the dynamic range at the input stage of a receiver in an optical fibre information transmission system | |
| US20030122533A1 (en) | Multiple application photodiode bias supply | |
| JPH0786513B2 (en) | Data receiver | |
| CA2022876C (en) | Signal receiver | |
| US5200752A (en) | Integrating analog to digital converter run-up method and system | |
| US5805022A (en) | Circuit for automatically regulating the gain of a differential amplifier | |
| US6188264B1 (en) | Automatic threshold level control circuit | |
| US20040164232A1 (en) | Photocurrent-to-binary signal conversion apparatus capable of suppressing waveform distortion | |
| US6232842B1 (en) | Amplifying circuit and optical receiver comprising the same | |
| EP0130384B1 (en) | A two phase voltage signal generating circuit | |
| US6624676B2 (en) | Asymmetry detection circuit and detection method of same | |
| US5043565A (en) | Process and circuit for compensating changes | |
| US6335948B1 (en) | Amplitude detector and equalizer | |
| JP3700989B2 (en) | Signal processing device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EEER | Examination request | ||
| MKLA | Lapsed |