CA1341154C - Systeme de traitement de donnees numeriques a plusieurs processeurs - Google Patents
Systeme de traitement de donnees numeriques a plusieurs processeurs Download PDFInfo
- Publication number
- CA1341154C CA1341154C CA000616491A CA616491A CA1341154C CA 1341154 C CA1341154 C CA 1341154C CA 000616491 A CA000616491 A CA 000616491A CA 616491 A CA616491 A CA 616491A CA 1341154 C CA1341154 C CA 1341154C
- Authority
- CA
- Canada
- Prior art keywords
- information
- representative
- signal
- central processing
- access
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
- G06F11/0724—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU] in a multiprocessor or a multi-core unit
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/136,930 US5055999A (en) | 1987-12-22 | 1987-12-22 | Multiprocessor digital data processing system |
US136,930 | 1987-12-22 | ||
CA000582560A CA1333727C (fr) | 1987-12-22 | 1988-11-08 | Systeme de traitement de donnees numeriques a multiprocesseur |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA000582560A Division CA1333727C (fr) | 1987-12-22 | 1988-11-08 | Systeme de traitement de donnees numeriques a multiprocesseur |
Publications (1)
Publication Number | Publication Date |
---|---|
CA1341154C true CA1341154C (fr) | 2000-12-12 |
Family
ID=33419204
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA000616491A Expired - Fee Related CA1341154C (fr) | 1987-12-22 | 1988-11-08 | Systeme de traitement de donnees numeriques a plusieurs processeurs |
Country Status (1)
Country | Link |
---|---|
CA (1) | CA1341154C (fr) |
-
1988
- 1988-11-08 CA CA000616491A patent/CA1341154C/fr not_active Expired - Fee Related
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5055999A (en) | Multiprocessor digital data processing system | |
US5251308A (en) | Shared memory multiprocessor with data hiding and post-store | |
US5341483A (en) | Dynamic hierarchial associative memory | |
US5282201A (en) | Dynamic packet routing network | |
EP0458553B1 (fr) | Commutateur de routage de paquets et procédé pour des reseaux | |
US6088758A (en) | Method and apparatus for distributing data in a digital data processor with distributed memory | |
US5313647A (en) | Digital data processor with improved checkpointing and forking | |
US5524212A (en) | Multiprocessor system with write generate method for updating cache | |
US5950228A (en) | Variable-grained memory sharing for clusters of symmetric multi-processors using private and shared state tables | |
CA2019300C (fr) | Systeme multiprocesseur avec memoire partagee | |
EP0533447B1 (fr) | Processeur de données digitales avec pagination | |
US6298419B1 (en) | Protocol for software distributed shared memory with memory scaling | |
CA1341154C (fr) | Systeme de traitement de donnees numeriques a plusieurs processeurs | |
EP0458552B1 (fr) | Mémoire associative d'organisation de répertoire de cheminement dynamique et hiérarchisée | |
CA2042291C (fr) | Memoire associative hierarchique dynamique | |
CA2042610C (fr) | Reseau a acheminement dynamique des paquets | |
Gopal et al. | Memory management technique for paging on distributed shared memory framework |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MKLA | Lapsed |