CA1332849C - Three dimensionally interconnected module assembly - Google Patents
Three dimensionally interconnected module assemblyInfo
- Publication number
- CA1332849C CA1332849C CA000616511A CA616511A CA1332849C CA 1332849 C CA1332849 C CA 1332849C CA 000616511 A CA000616511 A CA 000616511A CA 616511 A CA616511 A CA 616511A CA 1332849 C CA1332849 C CA 1332849C
- Authority
- CA
- Canada
- Prior art keywords
- power
- logic
- axis
- boards
- plated
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
- H01L2224/7825—Means for applying energy, e.g. heating means
- H01L2224/78251—Means for applying energy, e.g. heating means in the lower part of the bonding apparatus, e.g. in the apparatus chuck
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
- H01L2224/7825—Means for applying energy, e.g. heating means
- H01L2224/783—Means for applying energy, e.g. heating means by means of pressure
- H01L2224/78301—Capillary
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
- H01L2224/787—Means for aligning
- H01L2224/78743—Suction holding means
- H01L2224/78744—Suction holding means in the lower part of the bonding apparatus, e.g. in the apparatus chuck
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Landscapes
- Wire Bonding (AREA)
- Combinations Of Printed Boards (AREA)
Abstract
A method and apparatus for interconnecting electronic circuits using nearly pure soft annealed gold mechanically compressed within through-plated holes.
The invention has its application in attaching integrated circuit dice directly to circuit boards by ball bonding gold wires to the bonding pads of the integrated circuit dice in a substantially perpendicular relationship to the surfaces of the dice and inserting the gold leads into through-plated holes of circuit boards which provide an electrical and a mechanical con-nection once the leads are compressed within the through-plated holes. The present invention also finds its application in the interconnection of sandwiched circuit board assemblies where soft gold lead wires are inserted into axially aligned through-plated holes of the circuit boards and compressed so that the gold lead wires compress and buckle within the through-plated holes, forming an electrical connection between the cir-cuit boards.
The invention has its application in attaching integrated circuit dice directly to circuit boards by ball bonding gold wires to the bonding pads of the integrated circuit dice in a substantially perpendicular relationship to the surfaces of the dice and inserting the gold leads into through-plated holes of circuit boards which provide an electrical and a mechanical con-nection once the leads are compressed within the through-plated holes. The present invention also finds its application in the interconnection of sandwiched circuit board assemblies where soft gold lead wires are inserted into axially aligned through-plated holes of the circuit boards and compressed so that the gold lead wires compress and buckle within the through-plated holes, forming an electrical connection between the cir-cuit boards.
Description
THREE DIMENSIONALLY INTERCONNECTED MODULE ASSEMBLY
TECHNICAL FIELD OF T~E INVENTION
The present invention relates to the field of electrical circuit interconnect, and more specifically to a new apparatus and method for high-density packing and interconnect of integrated circuits on printed cir-cuit (PC) boards and PC boards on PC boards.
B~CKG~OUND OF THE I~VENTION
Integrated circuit~ are typically fabricated on wafers which are cut into individual intes~ated cir-cuits and packaged within her~etically sealed ceramic or plastic packages. The signal and power lines from the integrated circuit are brought out to the pins of the package by means of leads attached to the bonding pads on the integrated circuit chips. The chips are then used to form larger circuits by interconnecting the integrated circuit packages by means of PC boards. The circuit boards contain interconnect lines or foils on the surfaces of the circuit boards or within planar layers. The circuit board is populated with integrated circuit packages which are soldered to plated via holes or on surface mounted pads on the circuit board. The soldering process forms an electrical and mechanical connection between the integrated circuit package and 2~ the circuit board.
To form larger circuits, circuit boards popu-lated with integrated circuit packages are intercon-nected by a variety of connectors, jumper wires, or cables. The physical arrangement of the circuit boards in relation to one another is also accomplished in a A
~ -2- 1 3 3 2 8 4 9 wide variety of configurations. One popular high-density interconnect technique is to stack the circuit boards in a sandwiched relationship to one another and electrically interconnect the circuit boards with inter-board connectors. This packing technique achieves afair amount of packing density, limited by the inter-board spacing requirements of heat dissipation and con-nector spacing.
The aforementioned technique of forming larger circuits from individual integrated circuits using integrated circuit packages and circuit boards results in limited packing density of the actual area which is used for electrical circuits. The actual integrated circuit chips themselves are typically smaller than one-tenth of a square inch, and in total would cover only10-20 percent of the board area. However, due to the inefficiencies of packaging of integrated circuit chips and connecting the integrated circuit chips to the cir-cuit boards, it is difficult or impossible to increase the packing density on circuit boards to improve speed or spacing advantages. In addition, inter-board spacing is limited by the area consumed by the integrated cir-cuit packages and inter-board connects. This limited packing density limits the inter-circuit signal speed due to the long propagation delays along the long inter-connect lines.
The present invention provides a new apparatus and method for high-density interconnect o~ integrated circuit chips on circuit boards and between circuit boards which overcomes the wasted space and speed disad-vantages of the prior art.
' - ~
TECHNICAL FIELD OF T~E INVENTION
The present invention relates to the field of electrical circuit interconnect, and more specifically to a new apparatus and method for high-density packing and interconnect of integrated circuits on printed cir-cuit (PC) boards and PC boards on PC boards.
B~CKG~OUND OF THE I~VENTION
Integrated circuit~ are typically fabricated on wafers which are cut into individual intes~ated cir-cuits and packaged within her~etically sealed ceramic or plastic packages. The signal and power lines from the integrated circuit are brought out to the pins of the package by means of leads attached to the bonding pads on the integrated circuit chips. The chips are then used to form larger circuits by interconnecting the integrated circuit packages by means of PC boards. The circuit boards contain interconnect lines or foils on the surfaces of the circuit boards or within planar layers. The circuit board is populated with integrated circuit packages which are soldered to plated via holes or on surface mounted pads on the circuit board. The soldering process forms an electrical and mechanical connection between the integrated circuit package and 2~ the circuit board.
To form larger circuits, circuit boards popu-lated with integrated circuit packages are intercon-nected by a variety of connectors, jumper wires, or cables. The physical arrangement of the circuit boards in relation to one another is also accomplished in a A
~ -2- 1 3 3 2 8 4 9 wide variety of configurations. One popular high-density interconnect technique is to stack the circuit boards in a sandwiched relationship to one another and electrically interconnect the circuit boards with inter-board connectors. This packing technique achieves afair amount of packing density, limited by the inter-board spacing requirements of heat dissipation and con-nector spacing.
The aforementioned technique of forming larger circuits from individual integrated circuits using integrated circuit packages and circuit boards results in limited packing density of the actual area which is used for electrical circuits. The actual integrated circuit chips themselves are typically smaller than one-tenth of a square inch, and in total would cover only10-20 percent of the board area. However, due to the inefficiencies of packaging of integrated circuit chips and connecting the integrated circuit chips to the cir-cuit boards, it is difficult or impossible to increase the packing density on circuit boards to improve speed or spacing advantages. In addition, inter-board spacing is limited by the area consumed by the integrated cir-cuit packages and inter-board connects. This limited packing density limits the inter-circuit signal speed due to the long propagation delays along the long inter-connect lines.
The present invention provides a new apparatus and method for high-density interconnect o~ integrated circuit chips on circuit boards and between circuit boards which overcomes the wasted space and speed disad-vantages of the prior art.
' - ~
-3- ~ 3 3 2 84 ~
SUMMARY OF THE- INVENTION
The present invention provides for placing unpackaged integrated circuit chips directly on circuit boards by using soft gold lead wires attached to the bonding pads to form the mechanical and electrical con-nection between the integrated circuit chips and the circuit boards. The present invention also provides for interconnection of sandwiched circuit boards by using soft gold jumper wires connected through the through-plated holes of the circuit boards.
Gold wires comprising nearly pure softannealed gold are ball-bonded to the bonding pads of integrated circuit chips, and the soft gold wires are stretched to a substantially perpendicular position with respect to the surface of the integrated circuit chip, forming flying leads. The circuit boards to which the integrated circuit chips are to be attached are manufac-tured with plated holes having hole patterns substan-tially matching the bonding pad patterns of the integrated circuit chips. The integrated circuit chips with the flying leads are then positioned facing the circuit board and the flying leads are inserted through the plated holes such that the flying leads partially protrude from the circuit board. Caul plates are then positioned on the outer sides of this sandwich and pressed together so that the sticky or soft gold of the flying leads is compressed within the plated holes, causing the soft gold to deform against the surface of the plated holes and thereby forming a strong electrical and mechanical bond. The caul plates are then removed and the integrated circuit package remains firmly attached to the circuit board. This results in improved packing density of integrated circuit chips on circuit boards.
Gold wires comprising nearly pure soft annealed gold are inserted through axially aligned plated holes of two or more circuit boards in a substan-tially per~endicular direction to the planar surface of the boards. The gold wire is selected to be slightly longer than the distance through the axially aligned holes such that a portion of the wires protrude through one or both sides of the sandwich of circuit boards.
Caul plates are then placed on the outer sides of the circuit board sandwich and pressed together so that the sort gold is compressed within the plated holes, causing t~e soft gold to deform zsai'nst the inner surface of the plated holes to form an electrical connection between the circuit boards.
Thus ~e present invent;on provides, in tl~is divisional , a three~ 1y el~P~ ~ ;c~l1y i~ nPc~ circwt board J~s, C~ ;Q;'~g a plurality of arcuit boards coplanar in a planè defined by an x axis and a y axis, each of the circuit boards located along a z axis, each circuit board having a prefabricated conductor pattern, a plurality of lmr~r~ ed integrated circuit chips mounted to the conductor pattern of at least one circuit board, a plurality of power through-plated holes electrically connected to the conductor pattern of each circuit board, and a plurality of logic through-plated holes electrically connected to the conductor pattern of each circuit board;
- at least one power plate coplanar with and located along the z axis from said circuit boards and having a prefabricated conductor pattern for di~tributing electrical power, a plurality of through-plated holes electrically connected to the conductor pattern of the power plate, at least two of the through-plated holes on the power plate located subst~nti~lly in respective axial aligmnent alo~ig the~z axis with said power through-plated holes on said coplanar circuit boards;
A
- 4a --at least one logic board coplanar with and located along the z axis from said circuit boards and having a prefabricated conductor pattern for co,,~ icating electrical signals therealong, a plurality of through-plated holes electric~lly connected to the conductor pattern of the logic board, at least two of the through-plated holes on the logic board located s~ y in respective axial ~1ignment along the z axis with sa;d logic through plated holes on said coplanar circuit boards;
a plurality of electrically conductive z-axis power jumpers, each power jumper electrically connected to a t~ough-plated hole on said power plate and an axially ?ligne-l power through-plated holes on said circuit boards;
a pluralit~ of elect~ ly c~nductive z-axis logic ;!III~ J .~, each logic jumper elec~i~lly connected to a through-plated hole on said logic board and to an axially aligned logic through-plated hole on said circuit boards; !
a power input means for applying electrical power to the cQndllctQr p~ttçrn of said power plate; and a spacer means for ~ lai..;.~g each of said circuit boards, said power plate and said logic board in a sp~c~ fixed, and coplanar re~ahon~hip located along the z axis.
In ac.~ er a~pect the invention provides a circuit board mod~ a~ halus having el~tri~l c~nn~;o~c in the x,y,z,and z axis directions, co~rri~in~E~
an array of a plurality of circuit boards stacked in the z axis direction and coplanar in the x and y axis directions, each circ~it board having a prefabricated condllctQr pattern, a plurality of llnp~ ged integrated circuit chips mounted to the con-l~lctQr pattern of at least one circuit board, a plurality of power through-plated holes electrically connected to the conductor pattern of each circuit board, and a plurality of logic through-plated holes electrically connected to the conductor pattern of each circuit board, r f - 4b -at least one power plate coplanar with and located along the z axis direction from said circuit boards and having a prefabricated conductor pattern for electrically distributing power, a plurality of through-plated holes electrically connected to the cond~lctor pattern of the power plate, at least two of the through-plated holes on the power plate located sllbs~nti~lly in respective axial ~lignml~nt in the z axis direction with said power through-plated holes on said coplanar circuit boards;
at least one logic board coplanar with and located along the z axis direction from said circuit boards and having a prefabricated cy?n~l~lctor ~alle~ll for co~ ;cating ele~ric~l logic signals, a plurality of through-plated holes elec~ic~lly conn~-cted to the condllçtor p~ttern of the logic board, at least two of the through-plated holes on the logic board loc~ted s~lb~ y in r~ e a7aal ~li~m~-nt in the z axis direction with said logic ~ou~-plated holes on said coplanar circuit boards;
a plurality of electri~lly c~n~hlctlve z-axis power jumpers, each power jumper electr~ y connP,cted to a through-plated hole on said power and an axially ~li~ed power through-plated hole on said copl~n~r circuit boards;
a plurality of electric~lly conllllctive z-axis logic jumpers, each logic jumper elec~ic~lly connecte~l to a lhlou~-plated hole on said logic boards and to an axially ~ od logic through-plated hole on said coplanar circuit boards;
a power input means for applying electrical power to the conductor pattern of said power plate;
a spacer means for creating and "~;n~ a three dimensional circuit board module apparatus with said circuit board array, said power plate, and said logic board in a sp~ce~i~ fixed, and superposed coplanar relationship; and said spacer means defining in conjunction with at least two of said boards or plates a fluid coolin~ channel for conducting non-electrically conducting liquid within said ch~nnel to remove heat from said circuit board module apparatu~. -. ., . .
4c In another aspect the ~ r~tion provides a three rmgl1y ~q1~h;~`~q11y in~.CQI-neCt~ circuit board m~vq1 a~ s, con~rrici~
a plurality of at least three boards o~iented generally coplanarly in a plane de.fined by an x axis and a y axis, each of the boards located along a z axis, each board having a prefabricated electrical c~nd~lctor pattern, one of the boards being a circuit board having at least one ~nr~ed integrated circuit chip mounted to the cond~lctor ps,ttern thereof, one of the other boards being a power board for condllcting electrical power to said module app~lus, and one of the other boards being a logic board;
a plurality of through-plated holes formed in each board and electrically connP-cted to the condllctor pattern of each board, at least some of the through-plated holes in two of the adjacent boards being axially aligned along the z axis;
an electrically cond~lctive z-axis power jurnper electrically connecting a through-plàted hole on the power board with an axially aligned through-plated hole on th; circuit board to conduct electrical power from the power board to each integrated circuit chip mounted on the conductor pattern of the circuit board; and an electric~lly conductive z-axis logic jurnper electrically connecting a through-plated hole on the logic board and to an axially aligned through-plated hole on the circuit board to con~luct logic signals from each integrated circuit chip mounted on the conductor pattern of the ciFcuit board.
.~
- 4d -BRIEF DESCRIPTION OF THE DRAWINGS
In the drawings, where like numerals identify like components throughout the several views, FIG. 1 is a side view of an integrated circuit die onto which flying gold leads are ball bonded and straightened by a ball bonding machine.
FIG. 2 shows the six steps that the flying lead ball bonder performs in order to attach a flying lead to an integrated circuit die.
FIG. 3 shows the bonding pad pattern on a typical integrated circuit along with the corresponding plated hole pattern on a circuit board which mates the integrated circuit chip to the circuit board.
FIG. 4 shows the relative positions of the integrated circuit chip and the circuit board prior to compression of the flying leads into the plated holes.
FIG. 4a is a closeup view of a single ball-bonded flying lead prior to compression within the A
_j -_5_ 1 3 3 2 8 4 9 plated hole of the circuit board.
FIG. S shows the relative positions of the integrated circuit chip and the circuit board after the flying leads have been compressed inside the plated holes of the circuit board.
FIG. Sa is a closeup view of a ball-bonded flying lead that has been compressed into a plated hole on the circuit board.
FIG. 6 is a larger view of the compression process whereby a plurality of integrated circuit chips having flying leads are attached to a single printed circuit board through the application of seating force on caul plates which sandwich the circuit board/chip combination.
FIG. 7 is a plated hole pattern for a typical PC board onto which integrated circuit dice are attached in the preferred embodiment of the present invention.
FIG. 8 is a module assembly onto which a plurality of circuit boards populated with integrated circuit chips are placed.
FIG. 9 is a side view of the module assembly of Fig. 8 showing the details of the logic jumpers and power jumpers for logic and power interconnection between the sandwich assembly of printed circuit boards.
FIG. 10 is closeup view of a single logic jumper that has been compressed within the axially aligned plated holes of the sandwiched printed circuit boards of the module assembly of Fig. 9.
FIG. 11 shows the first two steps of the pressing operation for compressing the logic jumpers in a single stack assembly of PC boards on a module assembly.
FIG. 12 shows the second two steps of the compression of the logic jumpers on a single stack ~ - 6 _ 1 3 3 2 8 4 9 assembly of four printed circuit boards on a module assembly.
FIG. 13 shows the method of compressing the power jumpers through the assembly of ~tacked printed circuit boards.
FIG. 14 shows the compression of the gold posts between the power plates and the power blades of the module assembly.
DETAILED DESCRIPTION OF THE
PREFERRED EMBODIMENT
The preferred embodiment of the present invention relates to the high-density packing of silicon or gallium arsenide (GaAs) integrated circuit chips on single-layer or multi-layer interconnect printed circuit boards with plated-through via holes and the high-density packing of circuit boards in a sandwiched arrangement. The application of this technology is designed for speed improvements, improved heat dissipation, and improved packing density required for modern supe co",~uters such as the Cray~-3 manufactured by the assignee of the present invention.
The placing of the integrated circuit chips or dice directly on the circuit boards eliminates the bulky packaging normally found on integrated circuits and typically referred to as DIPs (dual inline packages), SIPs (single inline packages), SMDs (surface mount devices), leadless chip carriers, and the like. All of the aforementioned packages consume valuable circuit board real estate and in turn cause increased propagation delay between active circuits due to long signal paths. In addition, the aforementioned circuits present heat dissipation barriers which vary with the thermal ~ Trademark X
conductivity of the packaging material. By rem~oving the chips from the packages and placing them directly on the circuit boards, the integrated circuit chips or dice can be surrounded by liquid coolant to improve cooling.
s Flying Lead Construction FIG. 1 shows the preferred embodiment for attaching the flying gold leads to the silicon or gallium arsenide packaged chip or die before attaching the die to the circuit board. The leads are made of soft gold wire which is approximately 3 mils in diameter. The GaAs chips used in the preferred embodi-ment contain 52 bonding pads which have a sputtered soft gold finish. The objective of the die bonding operation is to form a gold-to-gold bond between the wire and the pad. A Hughes automatic thermosonic (gold wire) ball bonding machine Model 2460-II is modified in the pre-ferred embodiment to perform this operation, and is available from Hughes Tool Company, Los Angeles, California. This machine was designed and normally used to make pad-to-lead frame connections in IC packages and has been modified to perform the steps of flying lead bonding as described below. The modifications include hardware and software changes to allow feeding, flaming off, bonding and breaking heavy gauge gold bonding wire (up to 0.0030 dia. Au wire).
The Hughes automatic ball bonding machine has an X-Y positioning bed which is used to position the die for bonding. The die is loaded on the bed in a heated vacuum fixture which holds up to 16 dice. The Hughes bonding machine is equipped with a vision system which can recognize the die patterns without human interven-tion and position each bonding pad for processing. An angular correction as well as an X-Y position i8 available to the machine.
The ~oft gold wire that i~ used for the flying leads in the preferred embodiment of the present invention is sometimes referred to as sticky gold or tacky gold.
This gold hon~;ng wire is formed from a 99.99% high-purity annealed gold. The process of annealing the high-purity gold results in a high elongation (20-25% stabilized and Ann~Aled), low tensile strength (3.0 mil., 50 gr. min.) gold wire which is dead soft (hereinafter "soft"). The wire composition (99.99~ pure Au non-Beryllium doped) is as follows:
Gold 99.990% min.
Beryllium 0.002% max.
Copper 0.004% max.
Other Impurities (each)0.003% max.
Total All Impurities 0.010% max.
This type of gold is available from Hydrostatics (HTX
grade) or equivalent.
Referring to FIG. 1, the flying lead die bonding procedure begins with the forming of a soft gold ball at the tip of the gold wire. The wire is fed from a supply spool (not shown) through a nitrogen-filled tube 109 (shown in FIG. 2) to a ceramic capillary 100. The inside of the capillary is just slightly larger than the wire diameter.
The nitrogen in the connecting tube 109 can be driven either toward the capillary or away from the capillary toward the supply spool. This allows the gold wire to be fed or withdrawn from the capillary tip.
The gold ball 106 formed at the end of the gold wire 101 is thermosonically bonded to bonding pad X
105 of chip 104. The capillary tip 102 of capillary 100 is capable of heating the ball bond to 300C concurrent with pressing the ball 106 onto the pad 105 and soni-cally vibrating the connection until a strong electrical and mechanical connection is formed. The capillary 100 is then withdrawn from the surface of the die 104 and the wire 101 is extruded from the tip 102. A notching mechanism, added to the Hughes ball bonder to perform the specific notching operation described herein, is used to make a notch 107 at the appropriate height of the flying lead to break the connection and to stiffen the lead. Wire clamp 108 grasps the gold wire 101 and the capillary is withdrawn upward, breaking the flying lead at 107 and concurrently performing a nondestructive test of the ball bond to bonding pad connection.
The sequence of steps required to make a flying lead bond to the package die is shown in FIG. 2.
Step 1 begins with the feeding of a predetermined amount of wire through the capillary 100. A mechanical arm then positions an electrode 114 below the capillary tip 102 and a high-voltage electrical current forms an arc which melts the wire and forms a gold ball with a diameter of approximately 6 mils. This is termed electrostatic flame-off (EFO). Specified ball size range is attainable through EFO power supply output adjustment up to 10 milliamps. During this step, the clamps 108 are closed and the nitrogen drag is off.
This action occurs above the surface of the integrated circuit chip so as to avoid any damage to the chip during the EFO ball forming process.
In step 2, the nitrogen drag 109 withdraws the supply wire 101 into the capillary 100 and tightens the ball against the capillary tip 102.
The capillary tip 102 is heated to 200C
--lo- 1 332849 (range of ambient to 300C) to assist in keepins the gold wire lOl in a malleable state. The die fixture is also heated to 200C (range of ambient to 300C) to avoid wire cooling during the bonding process. The die fixture is made of Teflon-coated aluminum. As shown in FIG. 1, a vacuum cavity or vacuum plate 103 holds the die 104 in position on the fixture during the bonding process.
In step 3, the bonding machine lowers the capillary 100 to the surface of a bonding pad lOS and applies high pressure (range of 30-250 grams) to the trapped gold ball 106 along with ultrasonic vibration at the capillary tip 102. The capillary tip 102 is flat, with a 4-mil inside diameter and an 8-mil outside diameter. The ball 106 is flattened to about a 3-mil height and a 6-mil diameter. Ultrasound is driven through the ceramic capillary 100 to vibrate the gold ball 106 and scrub the bonding pad surface. The sound is oriented so that the gold ball 106 moves parallel to the die surface. The Hughes ball bonding machine has the ability to vary the touch-down velocity, i.e., soft touch-down for bonding GaAs, which is program selec-table. The ultrasonic application is also program selectable.
In step 4, the capillary 100 is withdrawn from the die surface 104, extending the gold wire 101 as the head is raised. The nitrogen drag is left off and the capillary is raised to a height to allow enough gold wire to form the flying lead, a tail length for the next flying lead, and a small amount of clearance between the tail length and the capillary tip 102. The Hughes ball bonder device is capable of selecting the height that the capillary tip can move up to a height of approxi-mately 0.750 inch~
* Trademark ~ 1 332849 In step 5, an automatic notching mechanism 115 moves into the area of the extended gold wire 101 and strikes both sides of the wire with steel blades. This is essentially a scissor action which cuts most of the way through the gold wire 101, forming a notch 107. The notch 107 is made 27 mils above the surface of the die. The notching mechanism has been added to the Hughes ball bonder for the precise termination of the flying leads. The Hughes ball bonder has been modified to measure and display the notch mechanism height. The activation signal for the notch mechanism is provided by the Hughes ball bonder system for the proper activation during the sequence of ball bonding. The flying lead length is adju~table from between 0.0 mils to 50.0 mils. It will be appreciated by those skilled in the art that the notching function can be accomplished with a variety of mechanisms such as the scissor mechanism disclosed above, a hammer-anvil system, and a variety of other mechanisms that merely notch or completely sever the wire 101.
In step 6, a clamp 108 closes on the gold wire 101 above the capillary 100 and the head is withdrawn until the gold wire breaks at the notched point. This stretching process serves several useful purposes. Primarily, the gold wire is straightened by the stretching force and stands perpendicular to the die surface. In addition, the bond is non-destructively pull-tested for adhesion at the bonding pad. The lead 101 is terminated at a 27-mil height above the die surface 104 in the preferred embodiment. At the end of step 6, the capillary head for the bonding mechanism is positioned over a new bonding pad and the process of steps 1-6 begin again. The bonding wire 101 is partially retracted into the capillary once again, and the X
~:`
~ - ~
-- 1 33284~
clamps are closed, as shown in step 1, so that a new ball may be f~rmed by the E~O.
The die positions are roughly determined by the loading positions in the vacuum fixture. The Hughes automatic bonding machine is able to adjust the X-Y
table for proper bonding position of the individual die.
An angular correction is automatically made to adjust for tolerance in placing the die in the vacuum fixture.
This is done through a vision system which recognizes the die pad configurations. Using the modified Hughes auto~atic bonding machine with the current bonding tech- -nique, a minimum bonding rate of 2 die pads per second is possible.
Circuit 3Oard Construction Once the gold bonding leads are attached to the integrated circuit chip or die, the die is ready to be attached to the circuit board. As shown in FIG. 3, the bonding pattern of thè integrated circuit die 104 matches the plated hole pattern on the circuit board 110. For example, the top view of integrated circuit die 104 in FIG. 3 shows the bonding pad 105 in the upper right corner. The circuit board 110 shown in FTG. 3 shows a corresponding plated hole 111 which is aligned to receive the bonding lead from bonding pad 105 when circuit board 110 is placed over integrated circuit 104 and the flying leads are inserted into the hole pattern on the circuit board. Thus, each bonding pad of .~. , integrated circuit 104 has a corresponding plated hole on circuit board 110 aligned to receive the flying leads.
The circuit board assembly operation begins with the die insertion in the circuit board. The cir--1 332&49 cui. boar~ is held in a vacuum fix'ure during the inser-tion process. This is to make sure that the board remains flat. Insertion can be done by hand under a binocular microscope or production assembly can be done - 5 with a pick-and-place machine.
Referring to FIG. 4, the circuit board 110 with the loosely placed die 104 is mounted on an alumi-num vacuum caul plate (lower caul plate) 113. Steel guide pins (not shown) are placed in corner holes of the circuit board to prevent board motion during the assembly ope-ation. A second (upper) caul plate 112 is then placed on the top side of the circuit board populated with chips to press against the tops (non-~ad side) of the chips 104. The sandwich assembly comprising the circuit circuit board, the chip and the caul plates is then placed in a press and pressure is applied to buckle and expand the gold leads 101 in the plated holes 111 of the circuit board.
The side view of the sandwiched circuit board 110, integrated circuit chip 104, and caul plates 112 and 113 in FIGS. 4 and 5 illustrates the position of the gold leads 101 before and after the pressing operation, respectively. In the preferred embodiment there is a 7-mil exposure of gold lead 101 which upon compression will buckle and expand into the plated hole 111 of the circuit board 110. The 3-mil diameter wire 101 in a 5-mil diameter hole 111 means the initial fill is 36 percent of the available volume. After pressing, the fill has increased to 51 percent as a result of the 7-mil shortening of the gold lead 101. As shown in greater detail in FIGS. 4a and 4b, The lead typically buckles in two or more places, and these corners are driven into the sides of the plated hole 111 of the cir-cuit board. The assembly is completed in one pressing operation. The circuit board 110 can now be removed from the press with the integrated circuit chip 104 securely attached and electrically bonded to the plated holes of the circuit board.
FIG. 6 shows a broader view of the circuit board press which is used to attach the integrated circuits to the printed circuit board. The upper caul plate 112 is a Teflon~-coated seating caul plate which is aligned through alignment pins 114 with the circuit board 110 and the lower caul plate 113, which is a vacuum caul plate, to hold the circuit board flat during the pressing process. The alignment pins 114 are used to prevent the printed circuit board 110 from sliding or otherwise moving during the pressing process. A seating force is applied to the top of upper caul plate 112 which forces the excess flying lead material into the plated holes of printed circuit board 110. Thus, integrated circuits 104 are mechanically and - electrically bonded to printed circuit board 110.
It will be appreciated by those skilled in the art that many variations of the above-described pressing operation can be used which result in the same or equivalent connection of the flying leads to the PC boards.
For example, the flying leads of the chips could be completely inserted into the through-plated holes of the PC
board prior to the pressing operation with the excess gold leads protruding out the opposite side. The first caul plate could then be used to hold the chip onto the PC board while the second caul plate is used to compress the leads into the holes.
~ Trademark X
-- 1 332~9 Module Asse~bly Construction A sandwiched assembly of printed circuit boards populated with integrated circuit chips is inter-connected using a technique similar to that used in bonding the integrated circuit chips to the circuit boards. As is more fully described below, soft gold wires are inserted through axially aligned plated holes between layered circuit boards which are compressed using caul plates to partially fill the plated holes with the soft gold wires to for~ an electrical connec-tion substantially perpendicular to the planar surfaces of the printed circuit boards.
FIG. 7 is an example of a printed circuit board hole pattern for the type of circuit boards used in the Cray-3 computer manufactured by the assignee of the present invention. In the preferred embodiment of the present invention, each circuit board provides 16 plated hole patterns for the acceptance of 16 integrated circuits having flying leads. The 16 integrated cir-cuits are attached to each of the circuit boards of thetype found in FIG. 7 through the pressing process pre-viously described for circuit board assembly. Caul plates of a size slightly larger than the circuit boards of the type shown in FIG. 7 are used during the pressing ~5 process to attach the integrated circuit chips to the circuit boards. Each plated hole pattern on circuit board 110 of FIG. 7 corresponds to the hole pattern disclosed in FIG. 3. Each corner of circuit board 110 includes four plated via holes which are used to distri-bute power and are used for alignment during thepressing operation.
In the preferred embodiment of the present invention, 16 of the circuit boards 110 shown in FIG. 7 are arranged in a module assembly 200 of the type shown ~ 332849 ~ - 16 -in FIG. 8. The circuit boards 110 are arranged in a 4 x 4 matrix on each level of the module. There are four levels of the module in which circuit boards are stacked, thus creating an X-Y-Z matrix of 4 x 4 x 4 circuit boards. This results in 64 circuit boards for each module assembly 200 which in turn results in 1,024 integrated circuit chips per module assembly.
A module assembly is 4.76 inches wide, 4.22 inches long, and 0.244 inch thick. A top view of a module assembly is shown in FIG. 8. At one edge of the module assembly are four power blades 201a-201d. These machined metal blades are both the mechanical connection to the cabinet into which the module assemblies are placed and the electrical connection to the power supplies. At an .~pposite edge of the module assembly are 8 signal edge connectors 202a-202h. These connectors form the c~rmlln;cation paths -to the other module assemblies within the machine.
Electrical communication between the integrated circuit chips of each board 110 is accomplished by means of the prefabricated foil patterns on the surface and buried within each circuit board. The electrical communication between circuit boards 110 is between two logic plates sandwiched in the center of the module assembly.
Csmmlln;cation between the circuit boards and the logic plates is through gold post jumpers along the Z-axis direction perpendicular to the planar surface of the circuit boards and the module assembly. The z-axis jumper wires are used for distribution of electrical communication signals and power distribution. The Z-axis jumpers are placed in any of the area on circuit boards 110 that is not occupied by an integrated circuit.
Due to the amount of force required to X
- - 17 - ~ 332849 compress the jumpers along the Z-axis of the module assembly, the jumpers are compressed for a 4-board stack at one of the 16 locations on the module 200 at a single time.
The order in which the circuit boards are compressed is shown in FIG. 8 in the lower left corner of each circuit board stack 110. Sixteen separate pressings are performed to compress the gold Z-axis jumpers for one module 200.
FIG. 9 shows a side sectional view of a module assembly. The assembly 200 is constructed as a sandwich comprising four layers of circuit boards, two layers of circuit board interconnect layers, and several layers of support framing material. FIG. 9 depicts a completely assembled module assembly with the exception of the single edge connectors, which have been omitted for purposes of this discussion. The assembly 200, in application, is stacked with other assemblies in a fluid cooling tank and positioned 80 that the planar surface of the module assembly is stacked in a vertical direction. Thus, in application, the view of the circuit board assembly 200 of FIG. 9 is actually a top-down look at the module in application. A type of cooling apparatus suitable for cooling the circuit board module assemblies of the present invention is described in U.S. Patent No. 4,590,538 assigned to the assignee of the present invention.
Eight cooling channels 230 are provided at the outer sections of the module assembly to allow the vertical rise of cooling fluid through the module assembly to remove the excess heat produced by the integrated circuits in operation. Heat transfer occurs between circuit boards 1 and 4 (levels 212 and 221 respectively) and the fluid passing through channels 230. There is also heat transfer from the ends of logic jumpers 231 to X
the passing rluid in channels 230. The latt~r is the primary heat transfer vehicle from circuit boards 2 and 3 (levels 215 and 218, respectively). The power plates at levels 210 and 223 are spaced from the board stacks to form the fluid channels. Spacing is accomplished with acrylic strips 203 which are held in place by the power jumpers 232.
The module assembly 200 as shown in FIG. 9 depicts one or the-four power blades 201 shown to the 0 left. The outer plates shown as layers 210 and 223 are power distribution plates which connect to the fou-power blades and are used to distribute electrical power throughout the module ~or powering the integrated cir-cuits. The connection between the integrated circuits 1~ and the power plates is by Z-axis power jumpers which are described in more detail below.
As was previously described, each module assembly consists of 16 board stacks. Each board stack consists of four circuit boards. The side edge view of the module assembly shown in FIG. 9 shows four board stacks exposed in a cut-away view. The four circuit board levels are labeled Nos. 212, 214, 219 and 221.
Electrical communication between these boards is via two logic plates labeled 216 and 217. These plates are in the center of the module assembly and divide the board stacks in half. Communication between circuit boards 212, 214, 219 and 221 and logic plates 216 and 217 is via gold post jumpers or logic jumpers 231 in the Z-axis direction (relative to the X-Y axes lying on the planar 3d surface of the circuit boards and logic plates). The logic plates as well as the circuit boards contain electrical interconnecting plated wiring patterns in the X-Y direction, and the Z-direction interconnect is thus performed by the logic jumpers.
""
,f~
-The integrated circuits 104 are shown in FIG.
9 as the rectangles at levels 213, 215, 218 and 220.
The flying leads from these integrated circuits are attached to circuit boards 212. 214, 219 and 221 respectively. Thus, the circuit board assembly of 212 with integrated circuits at level 213 are assumed to have been previously assembled with the aforementioned flying lead attachment of integrated circuits to circuit boards. The spaces between the integrated circuits at levels 213, 21S, 218 and 220 contain through-plated holes which are axially aligned in the Z-axis direction and allow the gold post logic jumpers 231 to pass through the various levels of the module. The spaces between the integrated circuits on levels 213, 215, 218 and 220 are filled with a die frame which also contains corresponding axially aligned holes. This is a clear acrylic plate or block the size of the circuit boards approximately 10 mils thick. There are relief areas in the die frame for the integrated circuit packages and fcr the gold post jumpers which pass through the board stacks and through the die frames. The purpose of the die frame is to provide mechanical support for the cir-cuit boards and for the gold post jumpers.
The jumpers are forced through the board stack under high pressure to interconnect all of the axially aligned through-plated holes on the circuit boards and on the logic plates. The gold jumpers 231 are made of the same soft gold used in the flying lead connection of the integrated circuit packages to the circuit boards described above. The soft gold jumpers are compressed through the axially aligned plated holes to form electrical connections in the Z-axis direction. The die frame prevents the soft gold of the jumper from escaping into the areas between the circuit boards adjacent the -integrated circuits.
Jumpers 231 in FIG. 9 are similar to the power jumpers 232 also shown in FTG. 9. The power jumpers 232 extend farther than the logic jumpers 231, since S they need to connect to power plates 210 and 223 to supply power to the circuit boards.
FIG. 10 shows a closeup view of a single logic jumper through the various levels of assembly 200. This c-oss-sectional view of FIG. 10 is not drawn to sc le and is offered as an illustration of how the gold leads are compressed within the plated holes of both the cir-cuit boards and the logic plates. Spacers are used at levels 213, 215, 218 2nd 220 to prevent the gold jumper leads from expandins into the spaces between the circuit lS boards. Buried plated interconnect or surface intercon-nect on circuit boards and logic plates form the inter-connection between the logic jumpers and the plated holes for the ~lying leads of integrated circuits.
Logic or electrical communication between integrated circuits and the outside world is achieved therefrom.
It will be appreciated by those skilled in the art that power jumpers will appear similar to the logic jumpers shown in FIG. 10, except that the power jumpers extend into the power plates of the assembly 200 and are somewhat larger in diameter.
Gold Post Jumper Installation The module is assembled in two steps. The first step combines the circuit board stacks with the logic plates. This step is repeated 16 times for a module (once for each board stack). The second step connects the power plates and the module power blades.
Both steps are described below.
-The board stacks are assembled to the logic plates in two pressins operations. These pressing operations are shown in FIGS. 11 and 12. The pressing operation shown in FIGS. 13 and 14 presses the power S jumpers through the assembly to form the necessary interconnect between the circuit board and logic plate layers and the power plate levels.
The four circuit boards, the four die frames, and the two logic plates are stacked on a metal caul plate with guide pins through the corner power jumper holes as shown from the side view of FIG. 11. This is in preparation for the first pressing operation. There is an assembly die frame spacer on the lower caul plate before the first circuit board. There is another lS assembly die frame spacer on the top of the stack just below the stamp caul plate, which is removed before the first pressing.
Soft gold post jumpers are then loaded into the stack in the positions where the jumpers are desired. These gold posts are in the preferred embodi-ment S mils in diameter and 192 mils long. The top assembly die frame spacer is removed and is replaced with the stamp caul plate. The assembly is then placed in a press and the jumpers are compressed such that the exposed 10 mils of the logic jumpers are compressed into the stack assembly. In this pressing operation, the 10 mils of the exposed gold post at the top of the stack assembly are compressed into the assembly and the gold posts expand in the jumper cavity to a nearly 100 per-cent fill. Excess gold is forced into a nail head con-figuration on the top of the outside circuit board. The assembly in FIG. ll shows the stamp caul plate on the outer sur~ace of circuit board 4 with the top assembly die frame spacer rci.love~.
-Ille pressing operations shown in FIGS. 11 and 12 are accomplished using levelers on the outer surfaces of tne logic plates to ensure an even pressing opera-tion. The guide pins are placed at various points through the power jumper holes along the logic plates to ensure that the circuit boards and logic plates do not move during the pressing operation.
FIG. 12 shows the second pressing operation.
The board stack shown in FIG. 11 is turned over with the caul plates reversed. In the second pressing operation, the top assembly die f~ame spacer on the top side Oc the stack is now removed and another press cycle occurs, pressing the remaining 10 mils of the exposed jumper into the stack. The reason for the two-sided pressing operation is that the soft gold binds sufficiently in the jumper cavity so that it is not possible to make a reliable connection through the entire stack from one side only. The number of pressing operations of course would vary with the number of levels in the sandwiched assembly. In smaller (thinner) assemblies, one-sided pressing is possible.
With board stacks having a larger number of .
levels of circuit boards, logic plates and chips, longer logic jumpers and power jumpers may be used to intercon-nect along the Z-axis, however, more pressing operations may be required. For example, in an alternate embodi-ment of the present invention, four pressing operations may be required for logic jumpers. The first pressing operation would be similar to that shown in FIG. 11, except that two 10-mil spacers would be placed at the bottom of the board stack and two 10-mils spacers placed at the top of the board stack. The first pressing operation would press 10 mils of the logic jumpers into the board stack after the removal of the top spacer.
-The second step would start with the removal of the second spacer on the top, and a second pressing opera-tion would occur. The third pressing operation would begin with the board stack flipped over and the top S 10-mil spacer removed for the third pressing step. The last pressing step would begin with the removal of the final 70-mil spacer and a final pressing operation would begin. In this application, 20 mils of exposed gold jumper could be pressed into a thicker board stack.
Power plates and module power blades are added to the partial module assembly in a manner similar to the pressing operation for the individual circuit board stacks. In this case, instead of a stamp caul plate of approxi~ately the size of a single circuit boa~d, caul plates the size of the entire assembly are used to press all of the power jumpers on the entire module assembly, as shown in FIG. 13. The power jumpers are loaded and pressed in a four-step cycle as described above for the logic jumpers of a single circuit board stack assembly.
The gold posts for this power jumper pressing operation are 14 mils in diameter and 284 mils lonq. The module power blades are attached as a last step by pressing gold posts or aluminum posts into cavities in the machined power blades, as shown in the final step of FIG. 14.
Those of ordinary skill in the art will recognize that other types of lead bonding processes may be substituted for the ball bonding process for flying leads described herein. Also, other types of malleable electrically conductive metals may be used in place of the soft gold described herein. In addition, the pressing process causing the gold to expand or buckle within the plated holes may be performed without having the gold leads protrude from the circuit board.
--2~ 332849 Compression fingers could be axially aligned with the pla~ed holes in order to compress the gold leads within the plated holes without having the leads protruding before the process is begun.
While the present invention has described connection with the preferred embodiment thereof, it will be understood that many modifications will be readily app2rent to those of ordinary skill in the art, and this application is intended to cover any adap-tations or variations thereof. Therefore, it is mani-festly intended that this invention be limited only by the claims and the equivalents thereof.
SUMMARY OF THE- INVENTION
The present invention provides for placing unpackaged integrated circuit chips directly on circuit boards by using soft gold lead wires attached to the bonding pads to form the mechanical and electrical con-nection between the integrated circuit chips and the circuit boards. The present invention also provides for interconnection of sandwiched circuit boards by using soft gold jumper wires connected through the through-plated holes of the circuit boards.
Gold wires comprising nearly pure softannealed gold are ball-bonded to the bonding pads of integrated circuit chips, and the soft gold wires are stretched to a substantially perpendicular position with respect to the surface of the integrated circuit chip, forming flying leads. The circuit boards to which the integrated circuit chips are to be attached are manufac-tured with plated holes having hole patterns substan-tially matching the bonding pad patterns of the integrated circuit chips. The integrated circuit chips with the flying leads are then positioned facing the circuit board and the flying leads are inserted through the plated holes such that the flying leads partially protrude from the circuit board. Caul plates are then positioned on the outer sides of this sandwich and pressed together so that the sticky or soft gold of the flying leads is compressed within the plated holes, causing the soft gold to deform against the surface of the plated holes and thereby forming a strong electrical and mechanical bond. The caul plates are then removed and the integrated circuit package remains firmly attached to the circuit board. This results in improved packing density of integrated circuit chips on circuit boards.
Gold wires comprising nearly pure soft annealed gold are inserted through axially aligned plated holes of two or more circuit boards in a substan-tially per~endicular direction to the planar surface of the boards. The gold wire is selected to be slightly longer than the distance through the axially aligned holes such that a portion of the wires protrude through one or both sides of the sandwich of circuit boards.
Caul plates are then placed on the outer sides of the circuit board sandwich and pressed together so that the sort gold is compressed within the plated holes, causing t~e soft gold to deform zsai'nst the inner surface of the plated holes to form an electrical connection between the circuit boards.
Thus ~e present invent;on provides, in tl~is divisional , a three~ 1y el~P~ ~ ;c~l1y i~ nPc~ circwt board J~s, C~ ;Q;'~g a plurality of arcuit boards coplanar in a planè defined by an x axis and a y axis, each of the circuit boards located along a z axis, each circuit board having a prefabricated conductor pattern, a plurality of lmr~r~ ed integrated circuit chips mounted to the conductor pattern of at least one circuit board, a plurality of power through-plated holes electrically connected to the conductor pattern of each circuit board, and a plurality of logic through-plated holes electrically connected to the conductor pattern of each circuit board;
- at least one power plate coplanar with and located along the z axis from said circuit boards and having a prefabricated conductor pattern for di~tributing electrical power, a plurality of through-plated holes electrically connected to the conductor pattern of the power plate, at least two of the through-plated holes on the power plate located subst~nti~lly in respective axial aligmnent alo~ig the~z axis with said power through-plated holes on said coplanar circuit boards;
A
- 4a --at least one logic board coplanar with and located along the z axis from said circuit boards and having a prefabricated conductor pattern for co,,~ icating electrical signals therealong, a plurality of through-plated holes electric~lly connected to the conductor pattern of the logic board, at least two of the through-plated holes on the logic board located s~ y in respective axial ~1ignment along the z axis with sa;d logic through plated holes on said coplanar circuit boards;
a plurality of electrically conductive z-axis power jumpers, each power jumper electrically connected to a t~ough-plated hole on said power plate and an axially ?ligne-l power through-plated holes on said circuit boards;
a pluralit~ of elect~ ly c~nductive z-axis logic ;!III~ J .~, each logic jumper elec~i~lly connected to a through-plated hole on said logic board and to an axially aligned logic through-plated hole on said circuit boards; !
a power input means for applying electrical power to the cQndllctQr p~ttçrn of said power plate; and a spacer means for ~ lai..;.~g each of said circuit boards, said power plate and said logic board in a sp~c~ fixed, and coplanar re~ahon~hip located along the z axis.
In ac.~ er a~pect the invention provides a circuit board mod~ a~ halus having el~tri~l c~nn~;o~c in the x,y,z,and z axis directions, co~rri~in~E~
an array of a plurality of circuit boards stacked in the z axis direction and coplanar in the x and y axis directions, each circ~it board having a prefabricated condllctQr pattern, a plurality of llnp~ ged integrated circuit chips mounted to the con-l~lctQr pattern of at least one circuit board, a plurality of power through-plated holes electrically connected to the conductor pattern of each circuit board, and a plurality of logic through-plated holes electrically connected to the conductor pattern of each circuit board, r f - 4b -at least one power plate coplanar with and located along the z axis direction from said circuit boards and having a prefabricated conductor pattern for electrically distributing power, a plurality of through-plated holes electrically connected to the cond~lctor pattern of the power plate, at least two of the through-plated holes on the power plate located sllbs~nti~lly in respective axial ~lignml~nt in the z axis direction with said power through-plated holes on said coplanar circuit boards;
at least one logic board coplanar with and located along the z axis direction from said circuit boards and having a prefabricated cy?n~l~lctor ~alle~ll for co~ ;cating ele~ric~l logic signals, a plurality of through-plated holes elec~ic~lly conn~-cted to the condllçtor p~ttern of the logic board, at least two of the through-plated holes on the logic board loc~ted s~lb~ y in r~ e a7aal ~li~m~-nt in the z axis direction with said logic ~ou~-plated holes on said coplanar circuit boards;
a plurality of electri~lly c~n~hlctlve z-axis power jumpers, each power jumper electr~ y connP,cted to a through-plated hole on said power and an axially ~li~ed power through-plated hole on said copl~n~r circuit boards;
a plurality of electric~lly conllllctive z-axis logic jumpers, each logic jumper elec~ic~lly connecte~l to a lhlou~-plated hole on said logic boards and to an axially ~ od logic through-plated hole on said coplanar circuit boards;
a power input means for applying electrical power to the conductor pattern of said power plate;
a spacer means for creating and "~;n~ a three dimensional circuit board module apparatus with said circuit board array, said power plate, and said logic board in a sp~ce~i~ fixed, and superposed coplanar relationship; and said spacer means defining in conjunction with at least two of said boards or plates a fluid coolin~ channel for conducting non-electrically conducting liquid within said ch~nnel to remove heat from said circuit board module apparatu~. -. ., . .
4c In another aspect the ~ r~tion provides a three rmgl1y ~q1~h;~`~q11y in~.CQI-neCt~ circuit board m~vq1 a~ s, con~rrici~
a plurality of at least three boards o~iented generally coplanarly in a plane de.fined by an x axis and a y axis, each of the boards located along a z axis, each board having a prefabricated electrical c~nd~lctor pattern, one of the boards being a circuit board having at least one ~nr~ed integrated circuit chip mounted to the cond~lctor ps,ttern thereof, one of the other boards being a power board for condllcting electrical power to said module app~lus, and one of the other boards being a logic board;
a plurality of through-plated holes formed in each board and electrically connP-cted to the condllctor pattern of each board, at least some of the through-plated holes in two of the adjacent boards being axially aligned along the z axis;
an electrically cond~lctive z-axis power jurnper electrically connecting a through-plàted hole on the power board with an axially aligned through-plated hole on th; circuit board to conduct electrical power from the power board to each integrated circuit chip mounted on the conductor pattern of the circuit board; and an electric~lly conductive z-axis logic jurnper electrically connecting a through-plated hole on the logic board and to an axially aligned through-plated hole on the circuit board to con~luct logic signals from each integrated circuit chip mounted on the conductor pattern of the ciFcuit board.
.~
- 4d -BRIEF DESCRIPTION OF THE DRAWINGS
In the drawings, where like numerals identify like components throughout the several views, FIG. 1 is a side view of an integrated circuit die onto which flying gold leads are ball bonded and straightened by a ball bonding machine.
FIG. 2 shows the six steps that the flying lead ball bonder performs in order to attach a flying lead to an integrated circuit die.
FIG. 3 shows the bonding pad pattern on a typical integrated circuit along with the corresponding plated hole pattern on a circuit board which mates the integrated circuit chip to the circuit board.
FIG. 4 shows the relative positions of the integrated circuit chip and the circuit board prior to compression of the flying leads into the plated holes.
FIG. 4a is a closeup view of a single ball-bonded flying lead prior to compression within the A
_j -_5_ 1 3 3 2 8 4 9 plated hole of the circuit board.
FIG. S shows the relative positions of the integrated circuit chip and the circuit board after the flying leads have been compressed inside the plated holes of the circuit board.
FIG. Sa is a closeup view of a ball-bonded flying lead that has been compressed into a plated hole on the circuit board.
FIG. 6 is a larger view of the compression process whereby a plurality of integrated circuit chips having flying leads are attached to a single printed circuit board through the application of seating force on caul plates which sandwich the circuit board/chip combination.
FIG. 7 is a plated hole pattern for a typical PC board onto which integrated circuit dice are attached in the preferred embodiment of the present invention.
FIG. 8 is a module assembly onto which a plurality of circuit boards populated with integrated circuit chips are placed.
FIG. 9 is a side view of the module assembly of Fig. 8 showing the details of the logic jumpers and power jumpers for logic and power interconnection between the sandwich assembly of printed circuit boards.
FIG. 10 is closeup view of a single logic jumper that has been compressed within the axially aligned plated holes of the sandwiched printed circuit boards of the module assembly of Fig. 9.
FIG. 11 shows the first two steps of the pressing operation for compressing the logic jumpers in a single stack assembly of PC boards on a module assembly.
FIG. 12 shows the second two steps of the compression of the logic jumpers on a single stack ~ - 6 _ 1 3 3 2 8 4 9 assembly of four printed circuit boards on a module assembly.
FIG. 13 shows the method of compressing the power jumpers through the assembly of ~tacked printed circuit boards.
FIG. 14 shows the compression of the gold posts between the power plates and the power blades of the module assembly.
DETAILED DESCRIPTION OF THE
PREFERRED EMBODIMENT
The preferred embodiment of the present invention relates to the high-density packing of silicon or gallium arsenide (GaAs) integrated circuit chips on single-layer or multi-layer interconnect printed circuit boards with plated-through via holes and the high-density packing of circuit boards in a sandwiched arrangement. The application of this technology is designed for speed improvements, improved heat dissipation, and improved packing density required for modern supe co",~uters such as the Cray~-3 manufactured by the assignee of the present invention.
The placing of the integrated circuit chips or dice directly on the circuit boards eliminates the bulky packaging normally found on integrated circuits and typically referred to as DIPs (dual inline packages), SIPs (single inline packages), SMDs (surface mount devices), leadless chip carriers, and the like. All of the aforementioned packages consume valuable circuit board real estate and in turn cause increased propagation delay between active circuits due to long signal paths. In addition, the aforementioned circuits present heat dissipation barriers which vary with the thermal ~ Trademark X
conductivity of the packaging material. By rem~oving the chips from the packages and placing them directly on the circuit boards, the integrated circuit chips or dice can be surrounded by liquid coolant to improve cooling.
s Flying Lead Construction FIG. 1 shows the preferred embodiment for attaching the flying gold leads to the silicon or gallium arsenide packaged chip or die before attaching the die to the circuit board. The leads are made of soft gold wire which is approximately 3 mils in diameter. The GaAs chips used in the preferred embodi-ment contain 52 bonding pads which have a sputtered soft gold finish. The objective of the die bonding operation is to form a gold-to-gold bond between the wire and the pad. A Hughes automatic thermosonic (gold wire) ball bonding machine Model 2460-II is modified in the pre-ferred embodiment to perform this operation, and is available from Hughes Tool Company, Los Angeles, California. This machine was designed and normally used to make pad-to-lead frame connections in IC packages and has been modified to perform the steps of flying lead bonding as described below. The modifications include hardware and software changes to allow feeding, flaming off, bonding and breaking heavy gauge gold bonding wire (up to 0.0030 dia. Au wire).
The Hughes automatic ball bonding machine has an X-Y positioning bed which is used to position the die for bonding. The die is loaded on the bed in a heated vacuum fixture which holds up to 16 dice. The Hughes bonding machine is equipped with a vision system which can recognize the die patterns without human interven-tion and position each bonding pad for processing. An angular correction as well as an X-Y position i8 available to the machine.
The ~oft gold wire that i~ used for the flying leads in the preferred embodiment of the present invention is sometimes referred to as sticky gold or tacky gold.
This gold hon~;ng wire is formed from a 99.99% high-purity annealed gold. The process of annealing the high-purity gold results in a high elongation (20-25% stabilized and Ann~Aled), low tensile strength (3.0 mil., 50 gr. min.) gold wire which is dead soft (hereinafter "soft"). The wire composition (99.99~ pure Au non-Beryllium doped) is as follows:
Gold 99.990% min.
Beryllium 0.002% max.
Copper 0.004% max.
Other Impurities (each)0.003% max.
Total All Impurities 0.010% max.
This type of gold is available from Hydrostatics (HTX
grade) or equivalent.
Referring to FIG. 1, the flying lead die bonding procedure begins with the forming of a soft gold ball at the tip of the gold wire. The wire is fed from a supply spool (not shown) through a nitrogen-filled tube 109 (shown in FIG. 2) to a ceramic capillary 100. The inside of the capillary is just slightly larger than the wire diameter.
The nitrogen in the connecting tube 109 can be driven either toward the capillary or away from the capillary toward the supply spool. This allows the gold wire to be fed or withdrawn from the capillary tip.
The gold ball 106 formed at the end of the gold wire 101 is thermosonically bonded to bonding pad X
105 of chip 104. The capillary tip 102 of capillary 100 is capable of heating the ball bond to 300C concurrent with pressing the ball 106 onto the pad 105 and soni-cally vibrating the connection until a strong electrical and mechanical connection is formed. The capillary 100 is then withdrawn from the surface of the die 104 and the wire 101 is extruded from the tip 102. A notching mechanism, added to the Hughes ball bonder to perform the specific notching operation described herein, is used to make a notch 107 at the appropriate height of the flying lead to break the connection and to stiffen the lead. Wire clamp 108 grasps the gold wire 101 and the capillary is withdrawn upward, breaking the flying lead at 107 and concurrently performing a nondestructive test of the ball bond to bonding pad connection.
The sequence of steps required to make a flying lead bond to the package die is shown in FIG. 2.
Step 1 begins with the feeding of a predetermined amount of wire through the capillary 100. A mechanical arm then positions an electrode 114 below the capillary tip 102 and a high-voltage electrical current forms an arc which melts the wire and forms a gold ball with a diameter of approximately 6 mils. This is termed electrostatic flame-off (EFO). Specified ball size range is attainable through EFO power supply output adjustment up to 10 milliamps. During this step, the clamps 108 are closed and the nitrogen drag is off.
This action occurs above the surface of the integrated circuit chip so as to avoid any damage to the chip during the EFO ball forming process.
In step 2, the nitrogen drag 109 withdraws the supply wire 101 into the capillary 100 and tightens the ball against the capillary tip 102.
The capillary tip 102 is heated to 200C
--lo- 1 332849 (range of ambient to 300C) to assist in keepins the gold wire lOl in a malleable state. The die fixture is also heated to 200C (range of ambient to 300C) to avoid wire cooling during the bonding process. The die fixture is made of Teflon-coated aluminum. As shown in FIG. 1, a vacuum cavity or vacuum plate 103 holds the die 104 in position on the fixture during the bonding process.
In step 3, the bonding machine lowers the capillary 100 to the surface of a bonding pad lOS and applies high pressure (range of 30-250 grams) to the trapped gold ball 106 along with ultrasonic vibration at the capillary tip 102. The capillary tip 102 is flat, with a 4-mil inside diameter and an 8-mil outside diameter. The ball 106 is flattened to about a 3-mil height and a 6-mil diameter. Ultrasound is driven through the ceramic capillary 100 to vibrate the gold ball 106 and scrub the bonding pad surface. The sound is oriented so that the gold ball 106 moves parallel to the die surface. The Hughes ball bonding machine has the ability to vary the touch-down velocity, i.e., soft touch-down for bonding GaAs, which is program selec-table. The ultrasonic application is also program selectable.
In step 4, the capillary 100 is withdrawn from the die surface 104, extending the gold wire 101 as the head is raised. The nitrogen drag is left off and the capillary is raised to a height to allow enough gold wire to form the flying lead, a tail length for the next flying lead, and a small amount of clearance between the tail length and the capillary tip 102. The Hughes ball bonder device is capable of selecting the height that the capillary tip can move up to a height of approxi-mately 0.750 inch~
* Trademark ~ 1 332849 In step 5, an automatic notching mechanism 115 moves into the area of the extended gold wire 101 and strikes both sides of the wire with steel blades. This is essentially a scissor action which cuts most of the way through the gold wire 101, forming a notch 107. The notch 107 is made 27 mils above the surface of the die. The notching mechanism has been added to the Hughes ball bonder for the precise termination of the flying leads. The Hughes ball bonder has been modified to measure and display the notch mechanism height. The activation signal for the notch mechanism is provided by the Hughes ball bonder system for the proper activation during the sequence of ball bonding. The flying lead length is adju~table from between 0.0 mils to 50.0 mils. It will be appreciated by those skilled in the art that the notching function can be accomplished with a variety of mechanisms such as the scissor mechanism disclosed above, a hammer-anvil system, and a variety of other mechanisms that merely notch or completely sever the wire 101.
In step 6, a clamp 108 closes on the gold wire 101 above the capillary 100 and the head is withdrawn until the gold wire breaks at the notched point. This stretching process serves several useful purposes. Primarily, the gold wire is straightened by the stretching force and stands perpendicular to the die surface. In addition, the bond is non-destructively pull-tested for adhesion at the bonding pad. The lead 101 is terminated at a 27-mil height above the die surface 104 in the preferred embodiment. At the end of step 6, the capillary head for the bonding mechanism is positioned over a new bonding pad and the process of steps 1-6 begin again. The bonding wire 101 is partially retracted into the capillary once again, and the X
~:`
~ - ~
-- 1 33284~
clamps are closed, as shown in step 1, so that a new ball may be f~rmed by the E~O.
The die positions are roughly determined by the loading positions in the vacuum fixture. The Hughes automatic bonding machine is able to adjust the X-Y
table for proper bonding position of the individual die.
An angular correction is automatically made to adjust for tolerance in placing the die in the vacuum fixture.
This is done through a vision system which recognizes the die pad configurations. Using the modified Hughes auto~atic bonding machine with the current bonding tech- -nique, a minimum bonding rate of 2 die pads per second is possible.
Circuit 3Oard Construction Once the gold bonding leads are attached to the integrated circuit chip or die, the die is ready to be attached to the circuit board. As shown in FIG. 3, the bonding pattern of thè integrated circuit die 104 matches the plated hole pattern on the circuit board 110. For example, the top view of integrated circuit die 104 in FIG. 3 shows the bonding pad 105 in the upper right corner. The circuit board 110 shown in FTG. 3 shows a corresponding plated hole 111 which is aligned to receive the bonding lead from bonding pad 105 when circuit board 110 is placed over integrated circuit 104 and the flying leads are inserted into the hole pattern on the circuit board. Thus, each bonding pad of .~. , integrated circuit 104 has a corresponding plated hole on circuit board 110 aligned to receive the flying leads.
The circuit board assembly operation begins with the die insertion in the circuit board. The cir--1 332&49 cui. boar~ is held in a vacuum fix'ure during the inser-tion process. This is to make sure that the board remains flat. Insertion can be done by hand under a binocular microscope or production assembly can be done - 5 with a pick-and-place machine.
Referring to FIG. 4, the circuit board 110 with the loosely placed die 104 is mounted on an alumi-num vacuum caul plate (lower caul plate) 113. Steel guide pins (not shown) are placed in corner holes of the circuit board to prevent board motion during the assembly ope-ation. A second (upper) caul plate 112 is then placed on the top side of the circuit board populated with chips to press against the tops (non-~ad side) of the chips 104. The sandwich assembly comprising the circuit circuit board, the chip and the caul plates is then placed in a press and pressure is applied to buckle and expand the gold leads 101 in the plated holes 111 of the circuit board.
The side view of the sandwiched circuit board 110, integrated circuit chip 104, and caul plates 112 and 113 in FIGS. 4 and 5 illustrates the position of the gold leads 101 before and after the pressing operation, respectively. In the preferred embodiment there is a 7-mil exposure of gold lead 101 which upon compression will buckle and expand into the plated hole 111 of the circuit board 110. The 3-mil diameter wire 101 in a 5-mil diameter hole 111 means the initial fill is 36 percent of the available volume. After pressing, the fill has increased to 51 percent as a result of the 7-mil shortening of the gold lead 101. As shown in greater detail in FIGS. 4a and 4b, The lead typically buckles in two or more places, and these corners are driven into the sides of the plated hole 111 of the cir-cuit board. The assembly is completed in one pressing operation. The circuit board 110 can now be removed from the press with the integrated circuit chip 104 securely attached and electrically bonded to the plated holes of the circuit board.
FIG. 6 shows a broader view of the circuit board press which is used to attach the integrated circuits to the printed circuit board. The upper caul plate 112 is a Teflon~-coated seating caul plate which is aligned through alignment pins 114 with the circuit board 110 and the lower caul plate 113, which is a vacuum caul plate, to hold the circuit board flat during the pressing process. The alignment pins 114 are used to prevent the printed circuit board 110 from sliding or otherwise moving during the pressing process. A seating force is applied to the top of upper caul plate 112 which forces the excess flying lead material into the plated holes of printed circuit board 110. Thus, integrated circuits 104 are mechanically and - electrically bonded to printed circuit board 110.
It will be appreciated by those skilled in the art that many variations of the above-described pressing operation can be used which result in the same or equivalent connection of the flying leads to the PC boards.
For example, the flying leads of the chips could be completely inserted into the through-plated holes of the PC
board prior to the pressing operation with the excess gold leads protruding out the opposite side. The first caul plate could then be used to hold the chip onto the PC board while the second caul plate is used to compress the leads into the holes.
~ Trademark X
-- 1 332~9 Module Asse~bly Construction A sandwiched assembly of printed circuit boards populated with integrated circuit chips is inter-connected using a technique similar to that used in bonding the integrated circuit chips to the circuit boards. As is more fully described below, soft gold wires are inserted through axially aligned plated holes between layered circuit boards which are compressed using caul plates to partially fill the plated holes with the soft gold wires to for~ an electrical connec-tion substantially perpendicular to the planar surfaces of the printed circuit boards.
FIG. 7 is an example of a printed circuit board hole pattern for the type of circuit boards used in the Cray-3 computer manufactured by the assignee of the present invention. In the preferred embodiment of the present invention, each circuit board provides 16 plated hole patterns for the acceptance of 16 integrated circuits having flying leads. The 16 integrated cir-cuits are attached to each of the circuit boards of thetype found in FIG. 7 through the pressing process pre-viously described for circuit board assembly. Caul plates of a size slightly larger than the circuit boards of the type shown in FIG. 7 are used during the pressing ~5 process to attach the integrated circuit chips to the circuit boards. Each plated hole pattern on circuit board 110 of FIG. 7 corresponds to the hole pattern disclosed in FIG. 3. Each corner of circuit board 110 includes four plated via holes which are used to distri-bute power and are used for alignment during thepressing operation.
In the preferred embodiment of the present invention, 16 of the circuit boards 110 shown in FIG. 7 are arranged in a module assembly 200 of the type shown ~ 332849 ~ - 16 -in FIG. 8. The circuit boards 110 are arranged in a 4 x 4 matrix on each level of the module. There are four levels of the module in which circuit boards are stacked, thus creating an X-Y-Z matrix of 4 x 4 x 4 circuit boards. This results in 64 circuit boards for each module assembly 200 which in turn results in 1,024 integrated circuit chips per module assembly.
A module assembly is 4.76 inches wide, 4.22 inches long, and 0.244 inch thick. A top view of a module assembly is shown in FIG. 8. At one edge of the module assembly are four power blades 201a-201d. These machined metal blades are both the mechanical connection to the cabinet into which the module assemblies are placed and the electrical connection to the power supplies. At an .~pposite edge of the module assembly are 8 signal edge connectors 202a-202h. These connectors form the c~rmlln;cation paths -to the other module assemblies within the machine.
Electrical communication between the integrated circuit chips of each board 110 is accomplished by means of the prefabricated foil patterns on the surface and buried within each circuit board. The electrical communication between circuit boards 110 is between two logic plates sandwiched in the center of the module assembly.
Csmmlln;cation between the circuit boards and the logic plates is through gold post jumpers along the Z-axis direction perpendicular to the planar surface of the circuit boards and the module assembly. The z-axis jumper wires are used for distribution of electrical communication signals and power distribution. The Z-axis jumpers are placed in any of the area on circuit boards 110 that is not occupied by an integrated circuit.
Due to the amount of force required to X
- - 17 - ~ 332849 compress the jumpers along the Z-axis of the module assembly, the jumpers are compressed for a 4-board stack at one of the 16 locations on the module 200 at a single time.
The order in which the circuit boards are compressed is shown in FIG. 8 in the lower left corner of each circuit board stack 110. Sixteen separate pressings are performed to compress the gold Z-axis jumpers for one module 200.
FIG. 9 shows a side sectional view of a module assembly. The assembly 200 is constructed as a sandwich comprising four layers of circuit boards, two layers of circuit board interconnect layers, and several layers of support framing material. FIG. 9 depicts a completely assembled module assembly with the exception of the single edge connectors, which have been omitted for purposes of this discussion. The assembly 200, in application, is stacked with other assemblies in a fluid cooling tank and positioned 80 that the planar surface of the module assembly is stacked in a vertical direction. Thus, in application, the view of the circuit board assembly 200 of FIG. 9 is actually a top-down look at the module in application. A type of cooling apparatus suitable for cooling the circuit board module assemblies of the present invention is described in U.S. Patent No. 4,590,538 assigned to the assignee of the present invention.
Eight cooling channels 230 are provided at the outer sections of the module assembly to allow the vertical rise of cooling fluid through the module assembly to remove the excess heat produced by the integrated circuits in operation. Heat transfer occurs between circuit boards 1 and 4 (levels 212 and 221 respectively) and the fluid passing through channels 230. There is also heat transfer from the ends of logic jumpers 231 to X
the passing rluid in channels 230. The latt~r is the primary heat transfer vehicle from circuit boards 2 and 3 (levels 215 and 218, respectively). The power plates at levels 210 and 223 are spaced from the board stacks to form the fluid channels. Spacing is accomplished with acrylic strips 203 which are held in place by the power jumpers 232.
The module assembly 200 as shown in FIG. 9 depicts one or the-four power blades 201 shown to the 0 left. The outer plates shown as layers 210 and 223 are power distribution plates which connect to the fou-power blades and are used to distribute electrical power throughout the module ~or powering the integrated cir-cuits. The connection between the integrated circuits 1~ and the power plates is by Z-axis power jumpers which are described in more detail below.
As was previously described, each module assembly consists of 16 board stacks. Each board stack consists of four circuit boards. The side edge view of the module assembly shown in FIG. 9 shows four board stacks exposed in a cut-away view. The four circuit board levels are labeled Nos. 212, 214, 219 and 221.
Electrical communication between these boards is via two logic plates labeled 216 and 217. These plates are in the center of the module assembly and divide the board stacks in half. Communication between circuit boards 212, 214, 219 and 221 and logic plates 216 and 217 is via gold post jumpers or logic jumpers 231 in the Z-axis direction (relative to the X-Y axes lying on the planar 3d surface of the circuit boards and logic plates). The logic plates as well as the circuit boards contain electrical interconnecting plated wiring patterns in the X-Y direction, and the Z-direction interconnect is thus performed by the logic jumpers.
""
,f~
-The integrated circuits 104 are shown in FIG.
9 as the rectangles at levels 213, 215, 218 and 220.
The flying leads from these integrated circuits are attached to circuit boards 212. 214, 219 and 221 respectively. Thus, the circuit board assembly of 212 with integrated circuits at level 213 are assumed to have been previously assembled with the aforementioned flying lead attachment of integrated circuits to circuit boards. The spaces between the integrated circuits at levels 213, 21S, 218 and 220 contain through-plated holes which are axially aligned in the Z-axis direction and allow the gold post logic jumpers 231 to pass through the various levels of the module. The spaces between the integrated circuits on levels 213, 215, 218 and 220 are filled with a die frame which also contains corresponding axially aligned holes. This is a clear acrylic plate or block the size of the circuit boards approximately 10 mils thick. There are relief areas in the die frame for the integrated circuit packages and fcr the gold post jumpers which pass through the board stacks and through the die frames. The purpose of the die frame is to provide mechanical support for the cir-cuit boards and for the gold post jumpers.
The jumpers are forced through the board stack under high pressure to interconnect all of the axially aligned through-plated holes on the circuit boards and on the logic plates. The gold jumpers 231 are made of the same soft gold used in the flying lead connection of the integrated circuit packages to the circuit boards described above. The soft gold jumpers are compressed through the axially aligned plated holes to form electrical connections in the Z-axis direction. The die frame prevents the soft gold of the jumper from escaping into the areas between the circuit boards adjacent the -integrated circuits.
Jumpers 231 in FIG. 9 are similar to the power jumpers 232 also shown in FTG. 9. The power jumpers 232 extend farther than the logic jumpers 231, since S they need to connect to power plates 210 and 223 to supply power to the circuit boards.
FIG. 10 shows a closeup view of a single logic jumper through the various levels of assembly 200. This c-oss-sectional view of FIG. 10 is not drawn to sc le and is offered as an illustration of how the gold leads are compressed within the plated holes of both the cir-cuit boards and the logic plates. Spacers are used at levels 213, 215, 218 2nd 220 to prevent the gold jumper leads from expandins into the spaces between the circuit lS boards. Buried plated interconnect or surface intercon-nect on circuit boards and logic plates form the inter-connection between the logic jumpers and the plated holes for the ~lying leads of integrated circuits.
Logic or electrical communication between integrated circuits and the outside world is achieved therefrom.
It will be appreciated by those skilled in the art that power jumpers will appear similar to the logic jumpers shown in FIG. 10, except that the power jumpers extend into the power plates of the assembly 200 and are somewhat larger in diameter.
Gold Post Jumper Installation The module is assembled in two steps. The first step combines the circuit board stacks with the logic plates. This step is repeated 16 times for a module (once for each board stack). The second step connects the power plates and the module power blades.
Both steps are described below.
-The board stacks are assembled to the logic plates in two pressins operations. These pressing operations are shown in FIGS. 11 and 12. The pressing operation shown in FIGS. 13 and 14 presses the power S jumpers through the assembly to form the necessary interconnect between the circuit board and logic plate layers and the power plate levels.
The four circuit boards, the four die frames, and the two logic plates are stacked on a metal caul plate with guide pins through the corner power jumper holes as shown from the side view of FIG. 11. This is in preparation for the first pressing operation. There is an assembly die frame spacer on the lower caul plate before the first circuit board. There is another lS assembly die frame spacer on the top of the stack just below the stamp caul plate, which is removed before the first pressing.
Soft gold post jumpers are then loaded into the stack in the positions where the jumpers are desired. These gold posts are in the preferred embodi-ment S mils in diameter and 192 mils long. The top assembly die frame spacer is removed and is replaced with the stamp caul plate. The assembly is then placed in a press and the jumpers are compressed such that the exposed 10 mils of the logic jumpers are compressed into the stack assembly. In this pressing operation, the 10 mils of the exposed gold post at the top of the stack assembly are compressed into the assembly and the gold posts expand in the jumper cavity to a nearly 100 per-cent fill. Excess gold is forced into a nail head con-figuration on the top of the outside circuit board. The assembly in FIG. ll shows the stamp caul plate on the outer sur~ace of circuit board 4 with the top assembly die frame spacer rci.love~.
-Ille pressing operations shown in FIGS. 11 and 12 are accomplished using levelers on the outer surfaces of tne logic plates to ensure an even pressing opera-tion. The guide pins are placed at various points through the power jumper holes along the logic plates to ensure that the circuit boards and logic plates do not move during the pressing operation.
FIG. 12 shows the second pressing operation.
The board stack shown in FIG. 11 is turned over with the caul plates reversed. In the second pressing operation, the top assembly die f~ame spacer on the top side Oc the stack is now removed and another press cycle occurs, pressing the remaining 10 mils of the exposed jumper into the stack. The reason for the two-sided pressing operation is that the soft gold binds sufficiently in the jumper cavity so that it is not possible to make a reliable connection through the entire stack from one side only. The number of pressing operations of course would vary with the number of levels in the sandwiched assembly. In smaller (thinner) assemblies, one-sided pressing is possible.
With board stacks having a larger number of .
levels of circuit boards, logic plates and chips, longer logic jumpers and power jumpers may be used to intercon-nect along the Z-axis, however, more pressing operations may be required. For example, in an alternate embodi-ment of the present invention, four pressing operations may be required for logic jumpers. The first pressing operation would be similar to that shown in FIG. 11, except that two 10-mil spacers would be placed at the bottom of the board stack and two 10-mils spacers placed at the top of the board stack. The first pressing operation would press 10 mils of the logic jumpers into the board stack after the removal of the top spacer.
-The second step would start with the removal of the second spacer on the top, and a second pressing opera-tion would occur. The third pressing operation would begin with the board stack flipped over and the top S 10-mil spacer removed for the third pressing step. The last pressing step would begin with the removal of the final 70-mil spacer and a final pressing operation would begin. In this application, 20 mils of exposed gold jumper could be pressed into a thicker board stack.
Power plates and module power blades are added to the partial module assembly in a manner similar to the pressing operation for the individual circuit board stacks. In this case, instead of a stamp caul plate of approxi~ately the size of a single circuit boa~d, caul plates the size of the entire assembly are used to press all of the power jumpers on the entire module assembly, as shown in FIG. 13. The power jumpers are loaded and pressed in a four-step cycle as described above for the logic jumpers of a single circuit board stack assembly.
The gold posts for this power jumper pressing operation are 14 mils in diameter and 284 mils lonq. The module power blades are attached as a last step by pressing gold posts or aluminum posts into cavities in the machined power blades, as shown in the final step of FIG. 14.
Those of ordinary skill in the art will recognize that other types of lead bonding processes may be substituted for the ball bonding process for flying leads described herein. Also, other types of malleable electrically conductive metals may be used in place of the soft gold described herein. In addition, the pressing process causing the gold to expand or buckle within the plated holes may be performed without having the gold leads protrude from the circuit board.
--2~ 332849 Compression fingers could be axially aligned with the pla~ed holes in order to compress the gold leads within the plated holes without having the leads protruding before the process is begun.
While the present invention has described connection with the preferred embodiment thereof, it will be understood that many modifications will be readily app2rent to those of ordinary skill in the art, and this application is intended to cover any adap-tations or variations thereof. Therefore, it is mani-festly intended that this invention be limited only by the claims and the equivalents thereof.
Claims (36)
1. A three-dimensionally electrically interconnected circuit board module apparatus, comprising:
a plurality of circuit boards coplanar in a plane defined by an x axis and a y axis, each of the circuit boards located along a z axis, each circuit board having a prefabricated conductor pattern, a plurality of unpackaged integrated circuit chips mounted to the conductor pattern of at least one circuit board, a plurality of power through-plated holes electrically connected to the conductor pattern of each circuit board, and a plurality of logic through-plated holes electrically connected to the conductor pattern of each circuit board;
at least one power plate coplanar with and located along the z axis from said circuit boards and having a prefabricated conductor pattern for distributing electrical power, a plurality of through-plated holes electrically connected to the conductor pattern of the power plate, at least two of the through-plated holes on the power plate located substantially in respective axial alignment along the z axis with said power through-plated holes on said coplanar circuit boards;
at least one logic board coplanar with and located along the z axis from said circuit boards and having a prefabricated conductor pattern for communicating electrical signals therealong, a plurality of through-plated holes electrically connected to the conductor pattern of the logic board, at least two of the through-plated holes on the logic board located substantially in respective axial alignment along the z axis with said logic through plated holes on said coplanar circuit boards;
a plurality of electrically conductive z-axis power jumpers, each power jumper electrically connected to a through-plated hole on said power plate and an axially aligned power through-plated holes on said circuit boards;
a plurality of electrically conductive z-axis logic jumpers, each logic jumper electrically connected to a through-plated hole on said logic board and to an axially aligned logic through-plated hole on said circuit boards;
a power input means for applying electrical power to the conductor pattern of said power plate; and a spacer means for maintaining each of said circuit boards, said power plate and said logic board in a spaced, fixed, and coplanar relationship located along the z axis.
a plurality of circuit boards coplanar in a plane defined by an x axis and a y axis, each of the circuit boards located along a z axis, each circuit board having a prefabricated conductor pattern, a plurality of unpackaged integrated circuit chips mounted to the conductor pattern of at least one circuit board, a plurality of power through-plated holes electrically connected to the conductor pattern of each circuit board, and a plurality of logic through-plated holes electrically connected to the conductor pattern of each circuit board;
at least one power plate coplanar with and located along the z axis from said circuit boards and having a prefabricated conductor pattern for distributing electrical power, a plurality of through-plated holes electrically connected to the conductor pattern of the power plate, at least two of the through-plated holes on the power plate located substantially in respective axial alignment along the z axis with said power through-plated holes on said coplanar circuit boards;
at least one logic board coplanar with and located along the z axis from said circuit boards and having a prefabricated conductor pattern for communicating electrical signals therealong, a plurality of through-plated holes electrically connected to the conductor pattern of the logic board, at least two of the through-plated holes on the logic board located substantially in respective axial alignment along the z axis with said logic through plated holes on said coplanar circuit boards;
a plurality of electrically conductive z-axis power jumpers, each power jumper electrically connected to a through-plated hole on said power plate and an axially aligned power through-plated holes on said circuit boards;
a plurality of electrically conductive z-axis logic jumpers, each logic jumper electrically connected to a through-plated hole on said logic board and to an axially aligned logic through-plated hole on said circuit boards;
a power input means for applying electrical power to the conductor pattern of said power plate; and a spacer means for maintaining each of said circuit boards, said power plate and said logic board in a spaced, fixed, and coplanar relationship located along the z axis.
2. The apparatus according to claim 1 wherein said power input means comprises at least one power blade dimensioned to fit into an electrical power-input connector, said power blade fixedly secured to said circuit board module apparatus and in electrical contact with each said power plate prefabricated conductor pattern.
3. The apparatus according to claim 1 wherein said logic board contains at least one opening having at least one of said z-axis power jumpers passing through said opening.
4. The apparatus according to claim 1 wherein at least one of said circuit boards contains at least one opening having at least one of said z-axis logic jumpers passing through said opening.
5. The apparatus according to claim 1 wherein at least one of said z-axis logic jumpers electrically connects to a plurality of axially aligned logic through-plated holes of the circuit boards.
6. The apparatus according to claim 1 wherein at least one of said circuit board contains at least one opening having at least one of said z-axis power jumpers passing through said opening.
7. The apparatus according to claim 1 wherein at least one of said z-axis power jumpers electrically connects to a plurality of axially aligned power through-plated holes of the circuit boards.
8. The apparatus according to claim 1 wherein at least one jumper is a single elongated continuous deformable electrical conductor which connects to each axially aligned through-plated hole by mechanical deformation within the through-plated hole to establish an electrical and mechanical connection with the through-plated holes.
9. The apparatus according to claim 8 wherein all of the jumpers connect to each axially aligned through-plated hole by mechanical deformation.
10. The apparatus according to claim 9 wherein said deformed jumpers and said spacer means retain said circuit boards, said power plate and said logic board in said spaced, fixed, and coplanar relationship.
11. The apparatus according to claim 9 wherein the deformation of the jumpers is a compression of the length of the single elongated electrical conductor.
12. The apparatus according to claim 9 wherein each integrated circuit chip includes a plurality of elongated leads attached thereto by which signals are applied to and received from said chip, and each chip is electrically and mechanically mounted to the conductor pattern by mechanical compression of the length of the leads within through-plated holes electrically connected to the conductor pattern of a circuit board.
13. A circuit board module apparatus having electrical connections in the x, y, and z axis directions, comprising:
an array of a plurality of circuit boards stacked in the z axis direction and coplanar in the x and y axis directions, each circuit board having a prefabricated conductor pattern, a plurality of unpackaged integrated circuit chips mounted to the conductor pattern of at least one circuit board, a plurality of power through-plated holes electrically connected to the conductor pattern of each circuit board, and a plurality of logic through-plated holes electrically connected to the conductor pattern of each circuit board;
at least one power plate coplanar with and located along the z axis direction from said circuit boards and having a prefabricated conductor pattern for electrically distributing power, a plurality of through-plated holes electrically connected to the conductor pattern of the power plate, at least two of the through-plated holes on the power plate located substantially in respective axial alignment in the z axis direction with said power through-plated holes on said coplanar circuit boards;
at least one logic board coplanar with and located along the z axis direction from said circuit boards and having a prefabricated conductor pattern for communicating electrical logic signals, a plurality of through-plated holes electrically connected to the conductor pattern of the logic board, at least two of the through-plated holes on the logic board located substantially in respective axial alignment in the z axis direction with said logic through-plated holes on said coplanar circuit boards;
a plurality of electrically conductive z-axis power jumpers, each power jumper electrically connected to a through-plated hole on said power and an axially aligned power through-plated hole on said coplanar circuit boards;
a plurality of electrically conductive z-axis logic jumpers, each logic jumper electrically connected to a through-plated hole on said logic boards and to an axially aligned logic through-plated hole on said coplanar circuit boards;
a power input means for applying electrical power to the conductor pattern of said power plate;
a spacer means for creating and maintaining a three dimensional circuit board module apparatus with said circuit board array, said power plate, and said logic board in a spaced, fixed, and superposed coplanar relationship; and said spacer means defining in conjunction with at least two of said boards or plates a fluid cooling channel for conducting non-electrically conducting liquid within said channel to remove heat from said circuit board module apparatus.
an array of a plurality of circuit boards stacked in the z axis direction and coplanar in the x and y axis directions, each circuit board having a prefabricated conductor pattern, a plurality of unpackaged integrated circuit chips mounted to the conductor pattern of at least one circuit board, a plurality of power through-plated holes electrically connected to the conductor pattern of each circuit board, and a plurality of logic through-plated holes electrically connected to the conductor pattern of each circuit board;
at least one power plate coplanar with and located along the z axis direction from said circuit boards and having a prefabricated conductor pattern for electrically distributing power, a plurality of through-plated holes electrically connected to the conductor pattern of the power plate, at least two of the through-plated holes on the power plate located substantially in respective axial alignment in the z axis direction with said power through-plated holes on said coplanar circuit boards;
at least one logic board coplanar with and located along the z axis direction from said circuit boards and having a prefabricated conductor pattern for communicating electrical logic signals, a plurality of through-plated holes electrically connected to the conductor pattern of the logic board, at least two of the through-plated holes on the logic board located substantially in respective axial alignment in the z axis direction with said logic through-plated holes on said coplanar circuit boards;
a plurality of electrically conductive z-axis power jumpers, each power jumper electrically connected to a through-plated hole on said power and an axially aligned power through-plated hole on said coplanar circuit boards;
a plurality of electrically conductive z-axis logic jumpers, each logic jumper electrically connected to a through-plated hole on said logic boards and to an axially aligned logic through-plated hole on said coplanar circuit boards;
a power input means for applying electrical power to the conductor pattern of said power plate;
a spacer means for creating and maintaining a three dimensional circuit board module apparatus with said circuit board array, said power plate, and said logic board in a spaced, fixed, and superposed coplanar relationship; and said spacer means defining in conjunction with at least two of said boards or plates a fluid cooling channel for conducting non-electrically conducting liquid within said channel to remove heat from said circuit board module apparatus.
14. The apparatus according to claim 13 wherein said power input means comprises at least one power blade dimensioned to fit into an electrical power-input connector, said power blade fixedly secured to said circuit board module apparatus and in electrical contact with each said power plate prefabricated conductor pattern.
15. The apparatus according to claim 13 wherein at least one of said z-axis logic jumpers extends into the cooling channel to conduct heat from a circuit board to the fluid in the channel.
16. The apparatus according to claim 13 wherein said logic board contains at least one opening having at least one of said z-axis power jumpers passing through said opening.
17. The apparatus according to claim 13 wherein at least one of said circuit boards contains at least one opening having at least one of said z-axis logic jumpers passing through said opening.
18. The apparatus according to claim 13 wherein at least one of said z-axis logic jumpers electrically connects to a plurality of axially aligned power through-plated holes of the circuit boards.
19. The apparatus according to claim 13 wherein at least one of said circuit boards contains at least one opening having at least one of said z-axis power jumpers passing through said opening.
20. The apparatus according to claim 13 wherein at least one of said z-axis power jumpers electrically connects to a plurality of axially aligned power through-plated holes of the circuit boards.
21. The apparatus according to claim 13 wherein at least one jumper is a single elongated continuous deformable electrical conductor which connects to each axially aligned through-plated hole by mechanical deformation within each through-plated hole to establish an electrical and mechanical connection with the through-plated holes.
22. The apparatus according to claim 21 wherein all of the jumpers connect to each axially aligned through-plated hole by mechanical deformation.
23. The apparatus according to claim 22 wherein said deformed jumpers and said spacer means retain said circuit boards, said power plate and said logic board in said spaced fixed, and coplanar relationship.
24. The apparatus according to claim 22 wherein the deformation of the jumpers is a compression of the length of the single elongated electrical conductor.
25. The apparatus according to claim 22 wherein each integrated circuit chip includes a plurality of elongated leads attached thereto by which signals are applied to and received from said chip, and each chip is electrically and mechanically mounted to the conductor pattern by mechanical compression of the length of the leads within through-plated holes electrically connected to the conductor pattern of a circuit board.
26. A three-dimensionally electrically interconnected circuit board module apparatus, comprising:
a plurality of at least three boards oriented generally coplanarly in a plane defined by an x axis and a y axis, each of the boards located along a z axis, each board having a prefabricated electrical conductor pattern, one of the boards being a circuit board having at least one unpackaged integrated circuit chip mounted to the conductor pattern thereof, one of the other boards being a power board for conducting electrical power to said module apparatus, and one of the other boards being a logic board;
a plurality of through-plated holes formed in each board and electrically connected to the conductor pattern of each board, at least some of the through-plated holes in two of the adjacent boards being axially aligned along the z axis;
an electrically conductive z-axis power jumper electrically connecting a through-plated hole on the power board with an axially aligned through-plated hole on the circuit board to conduct electrical power from the power board to each integrated circuit chip mounted on the conductor pattern of the circuit board; and an electrically conductive z-axis logic jumper electrically connecting a through-plated hole on the logic board and to an axially aligned through-plated hole on the circuit board to conduct logic signals from each integrated circuit chip mounted on the conductor pattern of the circuit board.
a plurality of at least three boards oriented generally coplanarly in a plane defined by an x axis and a y axis, each of the boards located along a z axis, each board having a prefabricated electrical conductor pattern, one of the boards being a circuit board having at least one unpackaged integrated circuit chip mounted to the conductor pattern thereof, one of the other boards being a power board for conducting electrical power to said module apparatus, and one of the other boards being a logic board;
a plurality of through-plated holes formed in each board and electrically connected to the conductor pattern of each board, at least some of the through-plated holes in two of the adjacent boards being axially aligned along the z axis;
an electrically conductive z-axis power jumper electrically connecting a through-plated hole on the power board with an axially aligned through-plated hole on the circuit board to conduct electrical power from the power board to each integrated circuit chip mounted on the conductor pattern of the circuit board; and an electrically conductive z-axis logic jumper electrically connecting a through-plated hole on the logic board and to an axially aligned through-plated hole on the circuit board to conduct logic signals from each integrated circuit chip mounted on the conductor pattern of the circuit board.
27. The apparatus according to claim 26 wherein at least one jumper is a single elongated continuous deformable electrical conductor which connects to each axially aligned through-plated hole by mechanical deformation within the through-plated hole to establish an electrical and mechanical connection with the through-plated holes.
28. The apparatus according to claim 27 wherein all of the jumpers connect to each axially aligned through-plated hole by mechanical deformation.
29. The apparatus according to claim 28 further comprising:
spacer means for maintaining the boards in a spaced, fixed, and coplanar relationship separated along the z axis.
spacer means for maintaining the boards in a spaced, fixed, and coplanar relationship separated along the z axis.
30. The apparatus according to claim 29 wherein said deformed jumpers and said spacer means retain said boards in said spaced, fixed, and coplanar relationship.
31. The apparatus according to claim 28 wherein the deformation of the jumpers is a compression of the length of the single elongated electrical conductor.
32 32. The apparatus according to claim 28 wherein each circuit chip including a plurality of elongated integrated leads attached thereto by which signals are applied to and received from said chip, and each chip is electrically and mechanically mounted to the conductor pattern by mechanical compression of the length of the leads within through-plated holes electrically connected to the conductor pattern of a circuit board.
33. The apparatus according to claim 26 wherein one of said boards contains at least one opening having at least one of the jumpers passing through said opening.
34. The apparatus according to claim 26 further comprising:
spacer means for maintaining the boards in a spaced, fixed, and coplanar relationship separated along the z axis, said spacer means defining in conjunction with at least two of said boards a fluid cooling channel for conducting non-electrically conducting fluid to remove heat from said circuit board.
spacer means for maintaining the boards in a spaced, fixed, and coplanar relationship separated along the z axis, said spacer means defining in conjunction with at least two of said boards a fluid cooling channel for conducting non-electrically conducting fluid to remove heat from said circuit board.
35. The apparatus according to claim 34 wherein at least one jumper extends into the cooling channel to conduct heat from a circuit board to the fluid in the channel.
36. The apparatus according to claim 35 wherein one of said boards contains at least one opening having at least one of the jumpers passing through said opening.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CA000616511A CA1332849C (en) | 1987-05-21 | 1992-10-16 | Three dimensionally interconnected module assembly |
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US07/053,142 US5054192A (en) | 1987-05-21 | 1987-05-21 | Lead bonding of chips to circuit boards and circuit boards to circuit boards |
| US053,142 | 1987-05-21 | ||
| CA000567084A CA1318415C (en) | 1987-05-21 | 1988-05-18 | Compression method of electrically interconnecting circuit assemblies and interconnected circuit assemblies produced thereby |
| CA000616511A CA1332849C (en) | 1987-05-21 | 1992-10-16 | Three dimensionally interconnected module assembly |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA000567084A Division CA1318415C (en) | 1987-05-21 | 1988-05-18 | Compression method of electrically interconnecting circuit assemblies and interconnected circuit assemblies produced thereby |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA1332849C true CA1332849C (en) | 1994-11-01 |
Family
ID=25671899
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA000615777A Expired - Lifetime CA1332639C (en) | 1987-05-21 | 1990-06-28 | Gold compression bonding |
| CA000616511A Expired - Lifetime CA1332849C (en) | 1987-05-21 | 1992-10-16 | Three dimensionally interconnected module assembly |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA000615777A Expired - Lifetime CA1332639C (en) | 1987-05-21 | 1990-06-28 | Gold compression bonding |
Country Status (1)
| Country | Link |
|---|---|
| CA (2) | CA1332639C (en) |
-
1990
- 1990-06-28 CA CA000615777A patent/CA1332639C/en not_active Expired - Lifetime
-
1992
- 1992-10-16 CA CA000616511A patent/CA1332849C/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| CA1332639C (en) | 1994-10-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0364479B1 (en) | Gold compression bonding | |
| US5195237A (en) | Flying leads for integrated circuits | |
| US5045975A (en) | Three dimensionally interconnected module assembly | |
| US5098305A (en) | Memory metal electrical connector | |
| US5014419A (en) | Twisted wire jumper electrical interconnector and method of making | |
| US5007576A (en) | Testable ribbon bonding method and wedge bonding tool for microcircuit device fabrication | |
| US6012224A (en) | Method of forming compliant microelectronic mounting device | |
| JP3634737B2 (en) | Semiconductor device assembly | |
| US6627480B2 (en) | Stacked semiconductor package and fabricating method thereof | |
| US4949224A (en) | Structure for mounting a semiconductor device | |
| US20110298020A1 (en) | Semiconductor device | |
| EP1261026A1 (en) | Device having resin package and method of producing the same | |
| US20040048418A1 (en) | Low cost and compliant microelectronic packages for high I/O and fine pitch | |
| WO2006053277A2 (en) | Wire bond interconnection | |
| US5184400A (en) | Method for manufacturing a twisted wire jumper electrical interconnector | |
| US5112232A (en) | Twisted wire jumper electrical interconnector | |
| EP1597762A2 (en) | Thin multiple semiconductor die package | |
| JPH03291869A (en) | Electronic device | |
| US5893508A (en) | Circuit board having a terminal for detecting disconnection of a bonding wire and a wire bonding apparatus using such a board | |
| WO1991000619A1 (en) | Flying leads for integrated circuits | |
| EP0376924A2 (en) | Gold compression bonding | |
| CA1332849C (en) | Three dimensionally interconnected module assembly | |
| US5706172A (en) | Stacked semiconductor package having supporting bars and a socket therefor | |
| JP2002507064A (en) | Integrated circuit connection using conductive adhesive | |
| US11817374B2 (en) | Electronic device with exposed tie bar |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MKEX | Expiry |