CA1309777C - Methode et appareil executant simultanement les operations de deux processeurset prenant en charge les exceptions connexes - Google Patents

Methode et appareil executant simultanement les operations de deux processeurset prenant en charge les exceptions connexes

Info

Publication number
CA1309777C
CA1309777C CA000593679A CA593679A CA1309777C CA 1309777 C CA1309777 C CA 1309777C CA 000593679 A CA000593679 A CA 000593679A CA 593679 A CA593679 A CA 593679A CA 1309777 C CA1309777 C CA 1309777C
Authority
CA
Canada
Prior art keywords
processing unit
exception
instructions
instruction
executed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA000593679A
Other languages
English (en)
Inventor
Robert Garner
Kwang Gun Tan
Donald C. Jackson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sun Microsystems Inc
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Application granted granted Critical
Publication of CA1309777C publication Critical patent/CA1309777C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Advance Control (AREA)
CA000593679A 1988-07-28 1989-03-14 Methode et appareil executant simultanement les operations de deux processeurset prenant en charge les exceptions connexes Expired - Fee Related CA1309777C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US22518788A 1988-07-28 1988-07-28
US225,187 1988-07-28

Publications (1)

Publication Number Publication Date
CA1309777C true CA1309777C (fr) 1992-11-03

Family

ID=22843892

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000593679A Expired - Fee Related CA1309777C (fr) 1988-07-28 1989-03-14 Methode et appareil executant simultanement les operations de deux processeurset prenant en charge les exceptions connexes

Country Status (1)

Country Link
CA (1) CA1309777C (fr)

Similar Documents

Publication Publication Date Title
US5109514A (en) Method and apparatus for executing concurrent CO processor operations and precisely handling related exceptions
US5134561A (en) Computer system with logic for writing instruction identifying data into array control lists for precise post-branch recoveries
US5341482A (en) Method for synchronization of arithmetic exceptions in central processing units having pipelined execution units simultaneously executing instructions
EP0301220B1 (fr) Système de gestion de registres avec exécution des instructions dans le désordre dans un processeur d'ordinateur
US6738892B1 (en) Use of enable bits to control execution of selected instructions
US5889982A (en) Method and apparatus for generating event handler vectors based on both operating mode and event type
US6374286B1 (en) Real time processor capable of concurrently running multiple independent JAVA machines
KR930004328B1 (ko) 벡터 처리시스템의 명령 실행방법 및 그 장치
EP0297893A2 (fr) Dispositif et procédé de restauration de fautes de page dans les opérations de traitement de données vectorielles
US5987600A (en) Exception handling in a processor that performs speculative out-of-order instruction execution
JPS5911943B2 (ja) デ−タ処理装置の為のトラツプ機構
KR100616722B1 (ko) 수퍼스칼라프로세서내의파이프라인명령디스패치유닛
JPH0223431A (ja) 割込み処理システム
CA2060555A1 (fr) Systeme et methode pour purger un pipeline d'instructions
JPH07248897A (ja) コンピュータ・システムにおける例外からの回復方法、及びそのための装置
US4736289A (en) Microprogram controlled data processing apparatus
US7684973B2 (en) Performance improvement for software emulation of central processor unit utilizing signal handler
CA1309777C (fr) Methode et appareil executant simultanement les operations de deux processeurset prenant en charge les exceptions connexes
JP3170472B2 (ja) レジスタ・リマップ構造を有する情報処理システム及び方法
WO2002006947A2 (fr) Systeme et procede pour emuler le fonctionnement d'un adaptateur graphique video
Woo A hardware unification unit: Design and analysis
US6990569B2 (en) Handling problematic events in a data processing apparatus
US5278840A (en) Apparatus and method for data induced condition signalling
JP2778717B2 (ja) データ処理ユニット
CN108834427B (zh) 处理向量指令

Legal Events

Date Code Title Description
MKLA Lapsed