CA1283221C - Microprocesseur a interfaces d'instructions et de donnees distinctes - Google Patents
Microprocesseur a interfaces d'instructions et de donnees distinctesInfo
- Publication number
- CA1283221C CA1283221C CA000502414A CA502414A CA1283221C CA 1283221 C CA1283221 C CA 1283221C CA 000502414 A CA000502414 A CA 000502414A CA 502414 A CA502414 A CA 502414A CA 1283221 C CA1283221 C CA 1283221C
- Authority
- CA
- Canada
- Prior art keywords
- cache
- data
- instruction
- memory
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
- G06F12/0846—Cache with multiple tag or data arrays being simultaneously accessible
- G06F12/0848—Partitioned cache, e.g. separate instruction and operand caches
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Advance Control (AREA)
- Executing Machine-Instructions (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US70449985A | 1985-02-22 | 1985-02-22 | |
US704,499 | 1991-05-23 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA000612701A Division CA1283222C (fr) | 1989-09-22 | 1989-09-22 | Microprocesseur a interfaces distinctes d'instruction et de donnees |
Publications (1)
Publication Number | Publication Date |
---|---|
CA1283221C true CA1283221C (fr) | 1991-04-16 |
Family
ID=24829788
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA000502414A Expired - Lifetime CA1283221C (fr) | 1985-02-22 | 1986-02-21 | Microprocesseur a interfaces d'instructions et de donnees distinctes |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP0206841A3 (fr) |
JP (1) | JPS61275937A (fr) |
CA (1) | CA1283221C (fr) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20220283809A1 (en) * | 2013-07-15 | 2022-09-08 | Texas Instruments Incorporated | Converting a Stream of Data Using a Lookaside Buffer |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3920883A1 (de) * | 1989-06-26 | 1991-01-03 | Siemens Ag | Verfahren und anordnung zur erhoehung der verarbeitungsgeschwindigkeit der zentraleinheit einer datenverarbeitungsanlage |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3138972A1 (de) * | 1981-09-30 | 1983-04-14 | Siemens AG, 1000 Berlin und 8000 München | Onchip mikroprozessorchachespeichersystem und verfahren zu seinem betrieb |
-
1986
- 1986-02-21 EP EP86400364A patent/EP0206841A3/fr not_active Withdrawn
- 1986-02-21 CA CA000502414A patent/CA1283221C/fr not_active Expired - Lifetime
- 1986-02-22 JP JP61038128A patent/JPS61275937A/ja active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20220283809A1 (en) * | 2013-07-15 | 2022-09-08 | Texas Instruments Incorporated | Converting a Stream of Data Using a Lookaside Buffer |
US11977892B2 (en) * | 2013-07-15 | 2024-05-07 | Texas Instruments Incorporated | Converting a stream of data using a lookaside buffer |
Also Published As
Publication number | Publication date |
---|---|
EP0206841A2 (fr) | 1986-12-30 |
JPS61275937A (ja) | 1986-12-06 |
EP0206841A3 (fr) | 1990-04-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4860192A (en) | Quadword boundary cache system | |
US4899275A (en) | Cache-MMU system | |
US4884197A (en) | Method and apparatus for addressing a cache memory | |
US4933835A (en) | Apparatus for maintaining consistency of a cache memory with a primary memory | |
US5255384A (en) | Memory address translation system having modifiable and non-modifiable translation mechanisms | |
US5091846A (en) | Cache providing caching/non-caching write-through and copyback modes for virtual addresses and including bus snooping to maintain coherency | |
EP0258559B1 (fr) | Commande de cohérence d'antémémoire avec une mémoire indiquant qu'une lecture est en cours | |
EP0090575B1 (fr) | Système de mémoire | |
EP0408058B1 (fr) | Microprocesseur | |
US5696937A (en) | Cache controller utilizing a state machine for controlling invalidations in a network with dual system busses | |
US4887235A (en) | Symbolic language data processing system | |
EP0303648B1 (fr) | Unite centrale pour systeme informatique numerique comprenant un mecanisme de gestion d'antememoire | |
WO1988006760A2 (fr) | Unite de traitement centrale pour systeme de traitement de donnees numeriques comprenant un mecanisme de gestion a tampon d'ecriture | |
US4930106A (en) | Dual cache RAM for rapid invalidation | |
EP0175620A2 (fr) | Disposition de vérification d'accès pour système numérique de traitement de données ayant une mémoire avec pagination à la demande | |
US5226170A (en) | Interface between processor and special instruction processor in digital data processing system | |
EP0196244B1 (fr) | Système d'unités de gestion d'antémémoires | |
US5737756A (en) | Dual bus computer network using dual busses with dual spy modules enabling clearing of invalidation queue for processor with store through cache while providing retry cycles for incomplete accesses to invalidation queue | |
CA1269176A (fr) | Systeme multibus comportant un microprocesseur a interfaces et a antememoires d'instructions et de donnees distinctes | |
KR100322223B1 (ko) | 대기행렬및스누프테이블을갖는메모리제어기 | |
CA1283221C (fr) | Microprocesseur a interfaces d'instructions et de donnees distinctes | |
CA1295749C (fr) | Interface entre un processeur et un processeur d'instructions speciales dans un systeme de traitement de donnees numeriques | |
CA1283222C (fr) | Microprocesseur a interfaces distinctes d'instruction et de donnees | |
JPH0784971A (ja) | コンピュータシステム | |
Dixon | Page associative caches on Futurebus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MKEX | Expiry |