CA1207458A - Card reader for security system - Google Patents

Abstract

IMPROVED CARD READER FOR SECURITY SYSTEM
Abstract of the Disclosure There is disclosed herein an improved card reader for a security system utilizing a central controller and a plurality of card readers for controlling traffic through critical doors in a facility. During normal operation, the card readers read card data and send it to the central controller. The central controller makes the decision whether to grant or deny access based upon a comparison of the card data and data kept in memory regarding persons who are authorized access to certain areas. The central controller then sends a "Go" or "No Go" message, i.e., whether or not to grant access, to the reader after the access decision is made. The improved reader includes means for storing the authorized identification code data for persons who will be allowed access during times when communications between the card reader and the central controller are not working. There is also disclosed means for temporarily storing transaction information for transactions made during periods when communications with the controller are lost. During such degraded mode operation, i.e., when communications with the central controller are not working, access is granted to cardholders with the proper system code if their I.D. code data on their cards matches an I.D. code record in a table stored by the central controller in a degraded mode buffer in the reader. The I.D. codes and times of the transactions during degraded mode are, whether "Go" or "No Go", stored in a degraded mode transaction buffer in the reader. When communications are restored, the transactions saved in the transaction buffer are sent to the controller.

Description

~7~5i~3 Back~round of the Invention This application relates to the field of door access security sys~ems andJ particularly, to the field o~ card readers for door access security systems.
Door access security systems, utilizing magnetic card readers at doors to be controlled, are known in the prior art. Such systems include central controllers coupled to a plurality of readers, each of which is located at a specific door to be controlled. Authorized persons wishing to gain access through a door, insert magnetic cards into slots in the reader~ Magnetic codings on the cards are then read and data is sent to the controller which authorizes or refuses entry and tells the reader ei~her to keep th`e door locked or unlock the door.
A problem arises when communication between a remote card reader and the central controller is lost. I~ all c access is denied during such times, peoples lives may be endangered. If open access to anyone is granted, security may be breached with no record of who was granted access during the down or degraded mode period.
Summar~ of the Disclosure There is disclosed herein a card reader for use in a - security system for controlling access through key doors, said security syste~ having a central controller and a plurality of card readers, each reader controlling a key door. The card readers read magnetic data stored on cards held by employees, etc. The cards have system code data and I.D. data stored on them magnetically or otherwise.
The reader sends the card data to the central controller, when communication is possible, and the central controller then grants or denies access based on the card data by sending a signal to the reader that authorizes or denies permission to the card reader to unlock the door! etc.
The improved card reader can also sense when communications with the central controller are lost and grant or deny access without consulting the controller, ".~q~

7~58 based upon data read from the card by comparing the card data to data stored in a degraded mode buffer in the reader, indicating which persons are authorized access during degraded mode times when communication with the central controller is not possible.^ The data in the degraded mode buffer is loaded from the central ~on~roller on a request basis by the reader or central controller or periodically. During times when communications with the central controller are lost, the card reader stores the I.D. data from the card for eash employe~ who was either granted or denied authorization in a transaction buffer for later transmission to the central controller. Both "Go" and "No Go" transactions are recorded and marked as such for later segregation by the controller.
1S Brief Descriptiorl of the Drawinqs Figure 1 is a block diagram of a security system in which the improved reader of the invention could be used.
Figure 2 is a block diagram of the improved reader.
Figure 3 is a logic diagram o~ the optical isolator board.
- Figures 4 A and B are a logic diagram of the switch and relay board.
Figures 5 A and B are a circuit diagram of.the RAM
buffer board and power fail detect circuit.
Figures 6A, 6B and 6C are circuit diagrams of the CPU
reader board.
Figures 7A and 7B are a logic diagram of the circuitry of the transaction buffer and the de~raded mode buffer.
Figure 8 is a flow diagram for the reader software showing the steps taken to trans~it data in the transaction buffer to the controller.
Figure 9 is a diagram of the memory tables in the controller which are used in performing downloading of degraded mode I.D. data to the card readers.
Figure 10 is a flow diagram for the controller software which details the steps taken by the controller in downloading infor~ation to readers~

~7~S8 Figures llA and llB are a flow diagram of the reader so~tware showing the steps taken to authorize or deny access and store transaction data for transactions occurring durîng degraded and super degraded mode times when communication with the central controller is not possible.
Figure 12 is a flow diagram of the steps ta~en by the super degrade mode readers in downloading I~D. data on command from the central controller.
Detailed Description of the Preferred Embodiment Referring to Figure 1 there is disclosed a systern diagram of a typical magnetic card reading security system. A central controLler 20 is coupled to a plurality of card readers of which readers 22 and 24 are typical.
The controller 20 is coupled to each reader by an enable pair and a data pair by which the controller can communicate with any card reader in the system.
For example, the controller 20 communicates with the reader 22 by an enable pair 26 and a data pair 28. The - controller 20 polls the reader 22 for messages and sends commands to it by the enable pair 26. Data is sent to the controller 20 from the reader 22 via the data pair 28.
Serial format is used on both lines.
~ The reader 22 is typically located at a door that ; 25 needs to be access-controlled while the controller 20 can be located at some distance from the door. The structural details of the controller 20 are well known in the art, and it can be purchased under the model designation ~AC
530/~0 from Rusco Electronic Systems in Glendale, California. The object code software for the controller is also well known and can be purchased from the sa~e source~
In operation, the reader 22 receives a magnetic card in a card slot 32. The details of a typical magnetic card structure will be found in U.S. Patents 3,717,749 or 3,811,977. Other structures could also be used; the ~2~ S~3 details of the structure of the magnetic card are not critical to the invention~ Any structure capable of holding data encoded in a card and converting it to electrical signals capable of being transmitted over a line will be satisfactory.
When the card is read during normal operation, the data on the card is stored in a temporay RAM location until a polling signal from the controller 20 arrives on the enable lines 26. Upon receipt of the pollin~ signal on the line 26, the data from the card is transferred on the data lines 28 to the con~roller 20. The controller 20 processes the data and sends back a "Go'l or No Go"
command which causes the reader 22 to take the appropriate action. If the command is "Go", the reader 22 unlocks the door latch via the lines 34 and lights a green LED. If the command i5 "No Go", the reader 22 lights a red LED
and, optionally, energîzes a No Go relay.
In some optional embodiments, the cardholder is also required to enter a password comprised of a plurality of digits entered via a keyboard on the face of the reader ~2. If the password and the card data are all correct, access will be granted.
Operation during times when communication between the readers and the central controller 20 is not possible, will be referred to herein as degraded mode operation.
During degraded mode operation, those readers which are active read the data from cards and make the decision to authorize or deny access locally based upon a comparison of the data read from the card to the data stored in a degraded mode buffer located inside each reader. There is no need for communication with the central controller.
The data stored in each degraded mode bufer consists of the I.D. numbers o each employee who is authorized to enter the particular area controlled by the reader during degraded mode times. The specific information for each reader may be different and is loaded in each reader by 7~51~

the central controller 20 periodically or upon a request basis during times when communication between the readers and the central controller is normal.
The reader 22 can optionally also incorporate circuitry to monitor a plurality o~ alarm contacts connected to the lines 30. When one of the contacts changes state, the reader 22 senses the change and signals the controller 20 on the next poll. The controller ~0 can then print out a pre-programmed message on a printer 36.
More importantly, the controller 20 can automatically send back a c.ommand to cause a switch closure by energizing a relay in the reader 22 or in any other reader in the system. This automatic response can also be any other co~mand that the reader receives normally from the controller. The relay can be connected to an emergency device via the lines 38. The emergency device can be any device such as an automatic phone dialer, a sprinkler system, an alarm or whatever other device that is desired.
The reader 24 is a different type o improved reader which can be used to keep ti~e records for the attendance of hourly employees' on their jobs. The reader 24 h~s a display 40, a card slot 4~, and "in" and "out" butto~s, 44 - and 46. In operation, a~ employee would place his card in the card slot 42 and press either the "in" button 44 or the "out" button 46. The data on his card plus the time o day displayed in the display 40 would then be stored in a buffer in the reader 24. Based upon the system code data on the card 9 the reader 24 would authorize or deny entry to the employee. If entry is authorized by the reader 24 and a green ~ED will be lit~ the door will be unlocked via the lines 48. I~ entry is denied~ the reader 24 will so indicate by lighting a red LE~ on the face plate. All authoriæation or denial decisions are made locally by the reader 24 based upon the system code alone on the card, and the data regarding each transaction, such as the I.D. number and the time of day, is stored in the .
7~

local buffer in the reader 24. Optionally the reader 24 can include a degraded mode buffer which can store the I.D. numbers of those who are authorized to pass during degraded mode time t and will grant or deny access based upon data in this degraded mode buffer during degraded mode times. The data for the transaction, i.e.~ the I.D.
number and the time of day of the transac~ion is stored in a transaction buffer.
; The controller 20 is coupled to the reader 24 by an 10enable pair 50 and a data pair 52. The controller 20 polls the reader 24 by sending a poll signal on the line 50. Upon receipt o the poll signal, the reader 24 transers the data for one ~ransaction out of the transaction buffer to the controller 20 Yia the data lînes 5~. The controller then can process the data in any fashion including printin~ it out on the printer 36. The details of the controller 20 are exemplified by U.S.
Patents 4,216~375 and 4,;)18,690. The operation of the controller in loading the degraded mode bu~fers of the readers with the I.D. data for persons authorized to pass during degraded mode times will be explained in more detail below.
The reader 24 can also include means to offset the time displayed in the display 40 from the time kept by the controller 20 in the case that the controller is in a different time zone from the reader. Normally the controller 20 keeps the master time for the system and the reader 24 keeps its own time. Every 15 minutes, the reader 24 inquires the time of the controller 20 and synchronizes the reader's local time with the master time kept by the contro~l~r. When the reader 24 is in a different time zone from the controller ~0, a group of ofset switches in the reader 24 are set to indicate the number of minutes of offset between the local reader time and the controller time~

;~
a5i~

Referring to Figure 2, there is shown a block diagram of a card reader for use in a security system such as is shown in Figure 1. Although in reality two different types of readers exist, the core circuits of each type of reader are the same with one type of reader having certain additional optional circuits which the other does not have. Figure 2 represents a combined functional block diagram of a reader with the common core circuits and with all the optional circuit elements of both types of readers also present.
The card reader of Figure 2 communicates with the controller 20 of Figure 1 through an isolation board 54.
The isolation board 54 serves to isolate the data on the enable pair 26 and data pair 2~ from the logic circuitry of the rest of the card reader. The isolation board 54 passes the signals from the enable line ~6 through to the RX data lines 56 and passes the data from the TX data lines 58 through to the data lines 28.
The RX data lines 56 are coupled to a multiplexer 60 in a switch and relay board 62. The purpose of the multiplexer 60 is to select various data channels for connection to a data line D7~ 63, of a bus 64. The bus 64 is coupled between the switch and rèlay board 62 and the data, address and control terminals of a microprocessor ~5 CPU 66 on a reader CPU board 67. ~ddress lines AO-A~ from the bus 64 are also coupled to the multiplexer 60.
Through these address lines, the CPU 66 causes the multiplexer 60 to select one of the data channels connected to it for connection to its data output coupled 3G to the line D7. The microprocessor 66 can then read the data on the selected data channel through the D7 line 63. In Figure 2 the only data channels which are shown are the Rx data line 56 through which commands and poll;ng signals are -received and the coil detect line 57 which carries data read from the card. Other data channels are used for other features of the reader not relevant to the present discussion.

7~5i~

Data to be transmitted from the card reader to the central cor.troller 20 are input from the D~ line 68 of the data bus 64 to a driver 70. The driver 70 is also coupled to the A0-A2 address lines of the data bus 64 which supply an address from the ~icroprocessor 66, The driver 70 has several addressable outputs r one of which is the TX data lines 58. The address supplied to the driver 70 causes it to apply the signal on the D0 line 68 to the selected output. To transmit datal the microprocessor 66 places the data to be sent on the D0 bus line and writes the proper address on the address lines A~-A2 of the bus 64.
The serial data on ~he D0 line is then applied to the TX
data lines 58.
~he central controller 20 receives the data on the data line 28 and acts upon the data message in some ashion depending upon what the message is and may or may not send a command back to the card reader via the enable line 26.
A go relay 71 is coupled to a door latch device by the lines 34. ~he lines 34 can be coupled to relay contacts or other switching devices to provide an interruptible current flow path to control whether the door latch is in a locked or unlockPd state. The go relay is also coupled ~ to the driver 70 by a switching line 72. The switching ; 25 line controls the state of the go relay and thereby controls the state of the door latch device. The switching line is addressable by the microprocessor 66 through the driver 70 such that the microprocessor 66 controls the state of the go relay 70.
The microprocessor 66 is also coupled to a card reader coil circuit 74 by the bus 64. The card reader coils 74 consist~ in the preferred embodiment, of a plurality of coils coupled to the address and data line of the bus 64 and physically arranged so as to individually magnetically in~eract with a plurality o~ magnetized spots on a card inserted in the card slots 42 or 32. The microprocessor ~26~ 8 66 can individually address and read each coil in the card reader coil circuit 74 to determine the data in the magnetic spots on the card. The details of the card reading coil circuit are known to those skilled in the art s and are not critical to the invention.
The microprocessor 66 is also coupled to an optional display 40 by the bus 64. In readers which are being used for time and attendance functions, i.e., as time clocks, it i~ desirable that the time of ,day be displayed externally for ~he benefit of worXers who are lined up and waiting to put their cards into the reader 24 to start or end their work shifts. The display 40 can be any conventional display, and the details o its construction are not critical to~the invention~
; 15 The microprocessor 66 is also coupled to a random access memory (RAM~ board 78. The R~ board 78 contair.s a RAM bu~fer memory 80, a battlery backup system comprised of a battery 82 and a power ail detect circuit 84. The power fail detect circuit 84 monitors the 12 volt unregula~ed D.C. voltage derived from the A.C. power line and connects the battery 82 to the power terminals of the RAM buffer 80 when the A.C. line power fails so as to preserve the data stored in the RAM 80. The RAM 80 is selected by the microprocessor 66 through connection of a decoder 86 to the address and control lines of the bus 640 The microprocessor Ç6 enables the RAM 80 by generating the proper address to select the RAM 80 and placing ;t on the bus 64 thereby enabling the R~M 80 through the decoder 86. The data to be written into the R~M 80 is then placed on the data lines of the bus 64.
; A transaction buffer 88 is also coupled to the microprocessor 66 through the bus 64. The purpose of the transaction buffer 88 is to store transaction data from - the magnetic I.D. data on the cards and the local time of each transaction during times when communication with the central controller 20 are lost for persons who were granted or denied access during the degraded mode of operation.
The microprocessor 66 is also coupled to a degraded mode buffer 89 via the bus 64~ ~The degraded mode buffer 89 stores the I.D. data for all persons authorized access during degraded mode operation when no eommunication with the central controller is possible~ The controller 20 can load this data into the degraded mode buffer 89 in any known ashion.
~ CCM/COM board 90 is also coupled to the microprocessor 66 by the bus 64. The purpose of the CCM/COM board 90~is, optionally, to monitor the condition of an alarm device or devices Pxternal to th~ card reader and to generate data indicating the eondition of the alarm ; devices for transmission to the central controller~ The CCM/COM board 90 also can receive data from the central controller which causes a switch closure on the CCM/COM
~ board. This switeh is coupled to an emergency device by the lines 38r The alarm contacts are coupled to the CCM/COM board 90 by the lines 30~
When the card reader is optionally being used for a time and attendanee function, the In and Out switches 44 and 46 are used to tell the card reader whether the cardholder wishes to enter or leave an area. The In and Out buttons 44 and 46 are coupled to the MUX 60 in the switch and relay board 62 by the line 92.
Red and green indicator LEDs, represented by bloc~ 97 are each coupled to the MUX 60 by the bus 96. The LEDs are used by the microprocessor 66 to signal whether authori~ation has been granted or denied.
The microprocessor 66 is coupled to a feature memory 98 and to a ~rogram memory l00 by the bus 64. The program memory l00 stores the instructions for the microprocessor 66 and the feature memory 98 stores data indicating which software options are in effect for the microprocessor 66.

~2~ 5~

Referring to ~igure 3, there is shown a circuit diagram for the isolation board 54 in Figure 2. The data lines 28 are coupled to the collector and emitter of a transistor 106 in the optical isolator 102. The light emitting diode 10~ of the optical isolator 102 is coupled across the TX data lines 58~ When the cur~ent is flowing in the TX data lines 58, the LED 108 is energized and emits light causing the transistor 106 to assume one of its two switching states. The opposite state is assumed when the LED 108 is de-e~ergized.
The enable lines 26 are coupled through a noise suppression circuit 110 to the LED 112 of an optical i~olator 116. The transistor 114 of the optical isolator has its collector~and emitter coupled to the RX data lines 56. In the preferred embodiment, ~he optical isolator 116 .
is a Monsanto MCT2. The optical isolator 102 is a Monsanto 4N33.
The details of the circuit of the switch and relay hoard 62 are given in Figures 4 A and B which are a logic ~0 diagram of that board. The RX data line 56 is coupled to the data input ~1 of the multiplexer 60A. A resistor 59 couples a +5 volt supply to the line 56 to positively clamp it at a logic 1 level except where the transistor 114 on the isolation board clamps the line 56 to ground potential. The other data inputs o the multiplexer 60A
are coupled to other data channels. For example the card reader coil circuit 74 is coupled to the D0 input of the multiplexer 60A by a line 570 The coil detect signal lire 57 carries the data from each coil in the card reader coil circuit 74 as it is addressed by the microprocessor 66.
The out switch 46 and the in switch 44 are coupled to the D2 and D3 inputs respectivel~ by the lines 118 and 120.
The address inputs 122 of the multiplexer 60A are coupled to the A0-2 address lines of the bus 644 The output 63 of the multiplexer 60A is coupled to the D7 data line of the bus 64~ The microprocessor 66 controls which 5~3 of the data inputs are coupled to the data output 63 by the address it supplies on the address lines 122. The chip select inpu~ 126 is coupled to the address lines in the bus 64 of the microprocessor 66 through a decoder on the reader CPU board to be discussed more fully below.
The microprocessor 66 can enable the multiplexer 60A by writing the proper address on the address lines driving the decoder coupled to the line 126 (not shown~.
A multiplexer 60B has its data outpu coupled to the D7 data line 63. The data inputs of the ~ultiplexer 60B
are coupled to various data channels. The XO data input is coupled by the line 128 to a "tamper" switch (not shown)~ The tamper switch is physically situated so as to change states when the f~ceplace of ~he card reader is removed causing an alarm message to be transmitted to the controller 20~ The Xl dat:a input is coupled to a "card in" switch (not shown). The "card in" switch is situated so as to change states when a card is inserted in the card slot. ~y periodically checkîng the condition of these two switches, the microprocesso~ 66 can tell whether tampering is occurring or whether there is a card ko be read in the card slot.
There are three groups of eight switches on th~ switch and relay board 62. A time offset group of switches 136 is comprised of 8 switches 136A-H which are used to set a binary number representing the number of minutes of time offset at the local card reader. In those cases where the local card reader is in a different time zone than the central controller 20, the switches 136 are set for the number of minutes by which the local time at the card reader difers from the time at the central controller~
A second yroup of switches 13~ has several purposes.
The switches 138A-D are used to set the amount of time that the unlock signal on the lines 34 to the door latch device causes the door latch to remain unlocked. The swithes 138A-D also determine the time of energization of a No Go relay 166 and the time the red and green LEDs (not shown) in the block 97 in Figure 2 are energized during eertain times in the operation. The switch 138 E is used to sîgn~l whether a 12 hour or 24 hour time display format S is desired. The switch 138F is used to enable and disable the buffer RAM ~0 as an option. The switches 138G and H
are not used.
The switehes 140 are used by the customer to set the system eode. The system code is one of the ite~s of data whieh is magnetically stored on eaeh eardholder's card.
When the eard reader makes the authorization decision locally without consulting the central controller 20, it is the system code stored on the switches 140A-H whieh is compared to the system code on the cardholder's eard ~o determine if authorization will be granted.
The switches 136, 138 and 140 are individually addressable by the microproeessor 66 through the multiplexers 60A and 60B and a decoder 140. The decoder 14D h~s address inputs 142 coupled to the address lines in the bus 64. The address supplied on the lines 142 is eonverted in the BCD to deeimal deeoder 140 to a logic zero signal on one of the output lines 0-6 which eomprise a bus 144. Each of the lines in the bus 144 is coupled to one terminal of a plurali~y of switches in the switch groups 136 ~ 138 ~nd 140. When the group address appears on the address lines 142, one of the outputs in the bus 144 goes low thereby aetivating that group. The other terminal of each switch is coupled to the cathode of a diode whieh has its anode eoupled to one of the XO-X3 inputs of the multiplexer 60B via the lines 132, 134, 130, 128, 146 or 148~ All of the XO~X3 inputs are also coupled to a + 5 volt supply through the resistors lS0, 152l 154 and 156. The XO-X3 inputs will be held in a logic one condition except if the line coupling that input is also coupled to a group of switches of which one has been enabled by a logic zero from the decoder 140 and the switch is closedO

~7~

The groups of switches coupled to the XO-X3 inputs of the multiplexer 60B intersect with the groups connected to the bus 144 such that for any particular output of the decoder 140 which has been enabled, and for any particular input of the multiplexer 60B which has been enabled, only one switch is coupled to both enabled lines Thus the microprocessor 65 can individually read each switch in the groups 136, 138 and 140 by changing the address signals on ~ the a~dress lines of the bus 64.
The multiplexer 60B has its inhibit line grounded by the line 158 and its disable input held high by ~onnection through a resistor 16D to a ~5 volt supply. The disable input is pulled low to take the D7.output out of the high impedance state when the si~nal CSSW is true on the line 162~ The line 162 is coupled to a decoder on the reader CP~ board 67 which is coupled to address and control lines of the microprocessor 66 in the bus 64.
Data to be transmitted to the microprocessor 66 is placed on the TX data line 5~ by a driver 70. The driver 70 also has several other outputs. For example, the output line 164 can be connected to an optional No Go relay 166. When the line 164 is grounded by the driver 70, a +5 volt supply coupled to the o~her terminal of the coil of the No Go relay 166 causes current to flow through the relay coil, thereby energizing it and causing the electrical conditions on the lines 168 coupled to the relay contacts to changeO
In the preferred embodimentt the decoder 140 is a 74145 type TTL decoder such as i5 made by Signetics, the MUX 60A is a 74LS251 type multiplexer such 2S is made by Texas Instruments, the MUX 60~ is a MC14512, CMOS type decoder such as is made by Motorola, and the driver ?0 is an NE590 type driver such as is made by Signetics An output line 96 from the driver 70 is Foupled to the GO LED ~not shown) to energize it when authori~ation to make access has been granted- An output line 72 from the TR~DEMARK
` ~

~U~eS8 driver 70 is coupled to a terminal of the coil of a Go relay 71. When the driver 70 grounds the line 72, a +5 volt supply ooupled to the other terminal o~ the relay - coil energizes the coil, causing the relay contacts to change the condition on the lines 34 coupled to ~he door locking device.
The driver 70 has a data input, the D~ data bit on the line 68, and it has address inputs on the lines 172. The address inputs 172 are coupled ~o the microprocessor 66 by the bus 64. The address at these inputs determines which of the outputs of the driver 7n will be coupled to the data- input 68. The microprocessor 66 can thus write a logic O or 1 to any of the outputs of the driver 70 by controlling ~he address on the lin~s 172 ~nd the data on the data input line 68 which is coupled to data bit zero of the bus 64. The chip enable and clear inputs are coupled to decoder 250 of Figure 6C and a gate 282 in Figure 6B by the Signa~ lines CSOUT and RST.
Referring to Figures 5A & 5B, there is shown a circuit diagram of the RAM buffer and power fail detect board.
The RAM buffer 80 has address lines 174 which are coupled to the address lines~of the microprocessor 66 in the bus 64. Data inputs and outputs 176 are also coupled to the ~icroprocessor 66 data lines in the bus 64. A write enable line 178 is coupled to a control line in the bus 64 from the microprocessor 66 to control whether the RAM
buffer 80 is reading or writing data through the data lines 176 to the address specified on the lines 174.
A chip select line 180 is coupled to a decoder 86.
The decoder 86 has a VMA signal input line 184 coupling one input of a NOR gate 182 to a V~ control line of the microproces50r 66 in Figure 6B. The VM~ signal is true when there is a valid memor~ address on the address lines 174. Because the other input to the MOR gate 182 is grounded, the NOR gate 182 serves as an inverter with the output on the line 186 false when a valid memory address `

~2~74~

is present on the address lines 174. The resistor 188 couples a positive voltage supply to the VMA input o the gate 182 to hold it at logic one except when VMA is false. A NOR gate 190 has one input coupled to the output of the NOR gate 182 and the other input coupled to a CSRP.M~ signal from a decoder 248 in Figure 6C. The CPU 66 can cause CSRAM~ to be true, i.e., logic zero, and can assert VI~A on the line 184. This causes two logic O's at the inputs of the NOR gate 190 and a logic 1 appears on tbe line 194. This logic 1 is inverted in ~ NOR ga~e 196 and appears as a logic 0 on the line 198.
A NOR gate 200 serves to gate a power fail detect signal Dn a line 202 from a power fail detector 84 through to the chip selec`t input line 180 o the RAM buffer 80 if power ~ails. When power has not failed, however, the signal on the line 180 controls whether the RAM 80 is selected or deselecked. Mormally, the signal from the power fail detector 84 on a line 216 is a logic 0 indicating no power failure~ When the signal on the line 198 is a logic 0, the RAM 80 is selec~ed because the signal on the line 204 is a logic 1 which is inverted by a NOR gate to assert the CS signal on the line 180 at - logi~ zero thereby enabling the RAM buffer 80 to read and write data.
A RST signal on a line 208 comes from a reset circuit on the reader CPU board which will be described below.
The RST signal is a logic 0 at power up but becomes a logic one 1.2 seconds later as will be explained in connection with Figure 6B. A NOR gate ~10 inverts this signal such that its O-ltput line 212 which is coupled to one input of a NOR gate 214 is normally low after pow~r has been on for 1.2 seconds.
The NOR gate 214 has its other input coupled to the output of a~ comparator 222 in the power fail detect circuit 84. The comparator 222 has its inverting input 224 coupled to a voltage reference of approximately 5.3 ILZ~745~

volts when the power has not failed. The line 224 is held at this reference level by the voltage divider effect of the resistors 228 and 226 which couple a ~12 volt D.C.
supply to ground.
The non-inverting input 230 of the comparator 222 is coupled to a 3.6 volt reference source derived from battery power. This reference ~oltage is generated by a resistor 232 which couples a battery 82 (not shown) to ground through a zener diode 234. The zener has a-3.6 1~ volt breakdown voltage, and has its cathode coupled to the line 230. The comparator 222 has a resistor 236 coupled between the output and its non-inverting input to provide positive feedback. The output on the line 216 will be a logic 0 as long as the power has not failed. When the power fails, the battery reference on the line 230 exceeds the voltage on the line 224, and the output on ~he line 216 rises to a logic 1 level indicating power has failed.
The logic 1 on the line 216 with the logic zero on the line 212 causes the NOR gate 214 to lower its output on the line 218 to a logic zero. This 0 on the line 218 is inverted to a 1 on the line 202 by the NOR gate 220 which causes the output of the gate 200 to change to a 0, thereby deselecting the ~uffer 80 if it was in a selected condi~ion. When the RAM buffer 80 is deselected, no da~a may be written into or read out of the bufFer~ The power input 238 of the RAM buffer 80 will be coupled through any known switching mechanism 240 to the battery 82 (not shown) via a line 242 upon power failure.
Referring to Figures 6A, 6B, and 6C, there is shown a circuit diagram of ~he r~ader CPV board. The microprocessor 66 is coupled to a feature memory ~8 by data lines 240 and address lines 242. The feature memory contains data regarding which optional features are in effect in the card readerO The microprocessor 66 is also coupled to a program memory 100 by the data lines 240 and the A0-A4 address lines 242. The enable inputs of the memories 100 and 98 are coupled via the lines 244 and 246 to the microprocessor's address lines 242 through decoders 248 and 250, respectively, in Figure 6C. A clock 252 generates timing signals for the IRQ and NMI inputs on the lines 254 and 256, respectively. The details of the construction and operation of the clock and of the feature and program memories will be appreciated by those skilled in the art. Any mechanism which generates signals periodically on the lines 254 and 256 will suffice for purposes of the invention.
The microprocessor 66 executes the instructions which are stored in the program memory 100. Within the program there are certain subroutines which accomplish various functions~ The IRQ and NMI inputs on the lines 254 and 256 cause vectoring to certain of these subroutines. For example, the IRQ line 254, when asserted true, will cause the program control o the microprocessor 66 to be vectored to a routine which reads all the switches described herein~
~ When the NMI line 25~ is asserted true, the microprocessor 66 is vectored to a transmit routine which transmits data to the central controller 20 via the Tx data lines 58 and data lines ~8.
The microprocessor 66 must be reset to the beginning of the program upon the initial application of power to the circuit. A power on reset circuit 254 accomplishes this purpose. A comparator 256 has its non-inverting input 258 coupled to a reference voltage defined by a resistive voltage divider compr;sed of the resistors 262 3~ and 264 coupling the power supply to ground~ The inverting input 260 is coupled to one terminal of a capacitor 268 in an RC circuit comprised of a resistor 266 and the capacitor 268~ When the power is first turned on, the capacitor 268 acts as an initital short to ground and the voltage on the line 258 will exceed the voltage on the line 260, and the output of the comparator 256 on the line 45~

--lg--270 will be a logic 1. The line 270 is coupled to the input of a NOR gate 272 which acts as an inverter. The resistors 274 and 276 serve as a voltage divider to hold the line 270 in a logic 1 condition except when the S comparator 256 asse~ts the line 270 low.
:The logic 1 at power up on the line 270 is inverted once in the NOR gate 272 and again in a NOR gate 278 to become the PONCLR signal on the line 2~0.
~s the voltage on the capacitor 268 rises, it exceeds the voltage on the line 258 at a time determined by the values of the resistor 266 and the capacitor 268~ When this happens, the 1 on the output line 270 changes to a 0 and line 280 follows suit, The initial 1 on the line 280 is co~municated to the reset line 284 of the CPU 66 as a ~
by passage through a NOR gate 282. The other input to the NOR gate 282 is a line 286 from a deadman reset circuit 288. The line 286 is normally a logic 0 except when there is a problem, as will be described below. ~;th the line 286 normally logic 0, the initial logic 1 on the line 280 is inverted by the NOR gate 282 and resets the microprocessor 66 to the beginning address of the program. Thereafter, the line 280 goes to a logic 0 and stays there~
The deadman reset circuit 288 serves to reset the microprocessor 66 in case there is a software problemO
Normally, the deadman reset circui~ 28B will attempt to reset the microprocessor 56 periodically unless the software gives a trigger signal "D/M trigger" on the line 290~ Thus if ~or some reason the signal DfM trigger does not occur, program control is lost, and the deadman reset circuit will cause the program counter to be reset to the beginning program location, The manner in which the deadman reset function is accomplished i5 through the use of two retriggerable monostable multi-vibrators 292 and 2940 The one shot 292 has its B and clear ~RD2) inputs coupled to a ~5 volt ~h~7458 --~o--source through a resistor 296 and are therefore always in a logic 1 state. The Q output on the line 298 is normally low until a negative transition occurs on ~he ~JM trigger line 290, at which time the 0 output line 298 goes to a logic 1 state for a time determined by the values of the resistor 300 and the capaCitGr 302 coupled to the external RC circuit terminals. However, the pulse time established by the resistors 300 and 302 is longer than the period of the D/M trigger signal. Thus, the output line 298 will not return to zero after the initial trigger pulse because the D/M trigger signal on the line 90 continues to retrigger the one shot 292.
The signals on the lines 298 and 2~0 are coupled to the inputs of a NOR gate 304. The output line 306 of the ~5 NOR gate 304 is coupled to l:he clear input of the one shot 294. The B input of the on~ shot 294 is held in a logic 1 condition by connection to a ~5 volt supply through the resistor 296. The A in~ut o~ the one shot 294 is coupled by a line 308 to fhe clock 252 and carries a 600 hertz clock signalD
After the initial power up period, the NVR gate 304 will have a logic 0 at the input coupled to the line 280 and a logic 1 at the line 298 input unless the D~M trigger signal on the line 290 does not occur. The output line 306 will remain in a logic 0 state at all times which causes the one shot 294 to ignore all signals at the A and B inputs. Howeverr if the D/M trigger signal on the line 290 fails to occur on schedule, indicating some problem with the program execution, the one shot 292 will time out and enable the cne shot 29~. The clock signal on the line 308 will then trigger the one shot 294 causing a logic 0 to 1 transition on the line 286. This causes the line 284 to drop from logic 1 to 0 and resets the microprocessor 66.
Referring to Figure 6C, there is shown a logic diagram of the decoder circuitry which forms part of the decoder 37~5~3 86 in Figure 2. The decoder chip 24~ has its select inputs coupled to the AI2~AI4 lines of the address bus 242 of the ~icroprocessor 66~ The Gl enable input 310 is coupled to the ~2 output from the microprocessor 66 which is the clock signal for the rest of the systemr The G2A
enable input is held low by virtue of being coupled tc the output of an inverter 314 ~hich has its input coupled to a logic 1. The G2B input is coupled to the power on clear signal PONCLR on the line 280~
The decoder 250 has its A and B select inputs coupled to the address bus 242 and its C select input coupled to the R~ signal from the microprocessor 66. The Gl enable input is coupled to the ~2 clock signal from the microprocessor 66, and the G2A enablP signal is connected to the Y0 output from the decoder 248. The G2B enable input is coupled to the A7 line of the address bus 242 rom the microprocessor 66~
Both the decoders 248 and 250 are 74L5138 one of eight decoders such as are manuEactured by Texas Instruments.
The outputs of the two decoders 24~ and 250 are coupled to the various chip select inputs in the syste~ as labelled in Figure 6C. By writing the proper addresses on the address lines 242, the microprocessor 66 can enable any chip in the system needed for a particular operation.
Turning to Figures 7A and 7B there is shown a Iogic diagram of the circuitry of the transaction buffer 88 and the degraded mode buffer 89 of Figure 2~ A battery backup circuit 356 in Figure 7B serves to protect the information in the RAM chips shown in Figure 7B upon power failure.
Each of the RAM chips is a 6116LP-4 CMOS static RAM su~h as is manufactured by Hitachi. The +5-volt line supply voltage on the line 358 normally causes a forward bias on the diode 360 and the ~5 volt signal is thus coupled to the output line 3Ç2. However, when the power fails, the positive voltage on the line 36~ from the battery 356 exceeds the voltage on the line 358 which causes a reverse ~LZ~ 5~

bias on the diode 360. The diode 368, however, will be forward biased such that the battery power will be coupled to the line 362 to keep the information in the RAM intact.
A series of decoders 370-372 are coupled to the All 5line of the address bus 242. These decoders are 74LS139 - one of four decoders in the preferred embodiment. The decoders have outputs 373-378 which are coupled to the chip select inputs of the 6 RAM chips of Figures 8B
through a power fail detect circuit 382. Each decoder has 10its B enable input coupled to the VMA output 184 from the microprocessor 66 to enable the decoder to read the All bit when the decoder has been enabled. The decoders 370-372 are enabled by enable signals on the lines 379-381 coupled to the *ecoder 24~3 in Figure 6C. A power ail 15circuit 382 senses when the line- power represented by the voltage on the line 358 has failed by comparing the - ~ voltage at a node 3~6 maintained by the line to the voltage at a node 388 maintained by a ba tery. A
comparator 3~0 changes the state of its output 392 when 20the battery voltage at the nbde 388 exceeds the line voltage at the node 386. The comparator is a Nation~l LM311 in the preferred embodiment.
The chip select signals on the lines 373-378 are individually coupled through 74LS32 OR gates 393-398 to 25the chip select inputs of the RAM chips in Figure 7B.
Each chip select input is also coupled through the OR
gates 393-398 to the output 392 ~rom the comparator 39û
such that when the comparator finds a failure of line po~er, all the RAM chips in Figure 7B will be deselected 30so as to maintain the integrity o~ the data.
The connections and functioning of the RAM chips of Figure 7B will be apparent to those skil:Led in the art.
Data from the microprocessor 66 is input and output on the bus 240 to - and from the memory locations having the 35addresses on the bus 242~

Turning to Figure 8 there is shown a flow diagram of the steps which are taken to transmit the data in the transaction buffer ~8 to the central controller 20. The steps of Figure 8 are taken each time a poll signal comes in from the controller 20. The CPU normally operates in an executive mode symbolized by the state 44l in Figure 8. The executive jumps to various subroutines which perform housekeeping and command scan functions. These subroutines are symbolized by the state 443. One of the functions is to periodically check for the presence of a poll signal from the controller 20 in Figure l. The poll signal is sent periodically to each card reader in the system via the enable paLr 26 coupled that card reader.
The check for thè presence of a poll signal is symbolized by the state 4~7 in Figure 8. If no poll has been received, the CPU returns to its other housekeeping functions in the state 443 via the path 449.
If a poll has been received, the CPU will check an internal counter which i5 incremented each time transaction is stored in the transaction bufer 88~ This operation is symbolized by the block 45l in Figure 8~ If the count is non-zero, then, the CPU knows that there is data in the transaction buffec 88 which needs to be transmittPd to the central controller 20~ Transfer is then made to a state 448 by a path 450~ If the count is zero, the CPU returns to its other functions because there is no data to transmit. This transfer is symboliæed by the path 453.
In the state 448, the CPU determines if the buffer option flag is set in the feature memory 98 in Figure ~.
If the feature is present, the CPU will retrieve the data for one transaction from the transaction bufer 88 and ~ransmit it to the central controller 20. This operation is symbolized by the state 454 in Figure 8 ànd is accomplished b~ addressing one of the transactions in the transaction buffer 88 and reading the data there by the ~791 ~

-2~-bus 64. The data is then converted to serial format in the CPU 66 and sent via the D0 data bit line 6~ to the driver 70 in Figure 2. The driver then places the data on the Tx data lines 58 and it is sent through the optical ` 5 isolator board ~4 onto the data line 28 to the central controller 20. The CPU then returns to the executive routine via the path 456~
If the buffer option is not p~esent, the CPU 66 will transfer to a state 460 by a path 458 where it checXs for ~ the presence of a card in the card slot. If there is a car~ in the card reader, the card data will be read by the CPU 66, converted to serial format and transmitted to the central controller 200 This step is symbolized by the block 462. Contr~l is then returned t.o the executive.
If there is no card in the reader, the CPU will transfer to the state 464 via the path 465 to determine if ~there is a time request pending. The card readers which have the time and attendance function keep the local time but periodically request the time from the central conkroller so as to synchronize the local time with the central controller time. If there is a time request pending, the card ~eader will ask the time of the central controllèr 20 as symbolized by the state 466 and re`turn to the executive via the path ~680 If no time request is pending, the CPU will acknowledge the poll as symbolized by the state 470 and return to the executive routine by the path 472.
Referring to Figure 9 there is shown a symbolic diagr~m of the memory tables used by the central controller 20 in downloading I.~. data to the readers for use in the super degraded mode. The readers 22 and 24 can request downloading when they are inititally turned on since they will not have any I.D. data stored in their degraded mode buffers 89. Also, the control controller 20 can download the degraded mode data to the appropriate readers periodically, at random or whenever the data in the controller memory tables is changed by the user.

~ ( .
~z~

Referring jointly to Figures 9 and lO, the downloading operation will be explained. Figure lO shows an algorithm for the software of the controller 20 detailing the steps taken by the co~troller to download I.D. data to degraded mode readers. Not all readers in a system need be degraded mode readers. The readers which are to be degraded mode are designated by the user by making an entry in the super degraded mode memory t~ble 700. Each reader in the system has an entry in the SDM memory table 700. The reader entries consist o one byte of data of -which two bits are used to designate the condition of the reader and the balance is used for other purposes including designating whether or not the particular reader is to be functional in the degraded mode.
The irst bit 704 in the table entry for reader number 000 is used to signal whether the reader has a downloading ;~ ~request pending. All readers in the system which have a downloading request pending at any particular time will have the first bit set in the reader entry in the SDM
memory tabl~ 700. Each downloading reguest is processed individually until either th~ degraded moae buffer 89 in the requesting reader is full, and so signals, or the - controller runs out of I.D. numbers o~ employees who areauthorized to enter the location controlled by the requesting reader during degraded mode times. After the downlo~ding request by a particular reader has been processed completely, the controller clears the first bit for the reader entry in the table 700, e~g. r bit 704 for the reader 000~ The controller continues this process until all downloading requests are completely processed.
Referring to Figure lO, the receipt of a download request from a reader xxx is represented by the block 708. If the controller initiated the downloading operationl it will send a message to the reader commanding the reader to make a downloading request. Either way, a downloading request is made by the reader xxx to the 74S~3 controller. ~hen the controller senses the download request from the reader xxx, it checks the super degraded mode memory table 700 to determine if the reader xxx has been designated by the user as a super degraded mode reader as represented by the block 710. If it has not been so designated, the controller sends a termination message to the reader xxx indicating that ~here will be no downloadiny operation as represented by the block 712.
If the reader xxx has been designated as ~ super degraded mode reader, the controller will consult the reader xxx eolumn in a Reader Authorization ~lemory Table 714 in Figure 9. The table 714 contains a column of entries for each reader in the system. Each employee in the system is àssigned a specific I.D. number and a specific status number~ The status number indicates which controlled areas in the system to which the employee has access. The p~rpose of the Reader Authorization Memory Table 714 is to correlate which readers are within each status group. Thus the table 714 takes the form of a matrix with an entry for each reader/status number combination. The entry for each reader/status number combination is a time zone number. The time zone number for each combination is used for access to a time zone table ~not shown) which indicates, at any particular time of day, whèther a person with the given status number is authorized to have access to a location controlled by the gi~en reader. If the time zone number for a particular combination is zero, then persons with the given status number are never authorized to enter the location controlled by the given reader. Any reader status number combination which is a non-zero time zone number is a valid combination for super deyraded mode. That is, no check of the time zone table is performed in super degraded mode. All I.D.'s in a status group with a non zero time entry in the table 714 will be sent to the reader. These persons will be authorized entry during )745~

super degraded mode operation regardless of what time it is when they put their cards in the reader slot. This is different from normal operation when the eardholder can get in only at the times designated by the time zone.
After the central controller 20 has consulted the Reader Authorization Memory Table 714 column for the reader xxx and determined all status numbers which have non zero time entries, the ~ontroller must determine which employees are within the groups with those s~atus numbers. To do this, the controller 20 consults an Identificatin Number Memory Table 716 in Figure 9. The table 716 has an entry for every employee authorized to have access in the system. Each entry, of which the entry 718 is typical, has an I.D. number and a status number.
The I.D. number identiies the particular employee and the status number indicates which areas to which he can have access~ The table 716 is arranged in ascending numerical order by I.D. number. The central controller 20, in processing a downloading request from the reader xxx, scans the Identification Number Memory Table 716 in ascending order to find all I.D. numbers that have status numbers which correspond to the statu~ numbers ~ound when the table 714 was consulted for the reader xxx. The location of all authorized status numbers in the table 714 is represented by the step 720 in Figure 10. The step o locating all the I.D. numbers in ascending order wîthin each authorized status group for the reader xxx is represented by the step 722 in Figure 10. ~uring the process of collecting the I.D. number for downloading to the reader xxx, the controller 20 sets the "in process"
bit for the reader xxx entry in the table 700 comparable to the bit 706 for reader 000.
After the I.D. numbers for the downloading of the reader xxx have been collected, the controller 20 clears the '~download request" bit 704 and the "in process" bit 706 for the reader xxx entry in the Super Degraded ~Sode ~'hO74$P~

-2~-Memory Table 700~ Also, the I.D~ numbers collected for the reader xxx are transmitted to the reader xxx for storage in the Degraded Mode Authorized Access Buffer 8g in Figure 2. These steps are represented by the blocks 5724 and 726 Thereafter, the controller 20 waits for the next download request from another reader.
Referring to Figure 11 there is shown a flow diagram of the steps taken by the reader in processing card data in the super degraded modeO For clarification, each 10reader in the system can optionally function in either a "degraded" mode or a "super degraded" ~ode. In both cases, communica~ion with the central controller 20 is not possible but the access decision transaction storage operations are different in each mode. In the "degraded"
15mode, the reader compares only the system code on the card to the system code set by the user on the reader~s st~itches in E'igure 4B. Optionally the reader will record the I.D. number and the ]ocal time in the transaot;on bufer for transactions where authorization was granted 20and will mark the entry as a "Go" transaction.
I~ the "super degraded" mode, the reader will check the system code on the card against the switches and the I.D~ data against data in the degraded mode buffer downloaded from the controller. ~he reader will record 25all transac~ions either "Go" or "No Go" in the transaction buf fer and mark them as such~
The block 800 in Figure 11 symbolizes an executive routine part of which is the background bloc~ 802 which performs routine housekeeping checks and functions that

3~the card reader does when it is not doing one of the foreground processing routines to handle conditions discovered by the CPU during processing in ~he executive routine. Part of the normal executive routine is to check ~for the periodic appearance of a poll signal from the central controller. This check i5 symbolized by the block 804. If a poll signal has arrived ~rom the controller :

during the last 30 seconds, the CPU will branch to the block B06 and avoid the degraded mode states. The block 806 represents the normal command processing performed by the reader during times when communications with the central controller are functicning nor~ally, such as reaqing ~ards in the slot, sending the card data to the controller for an access decision, receiving a message from the controller either granting or denying access and causing access to be either granted or denied.
1DThe readers in the system which are designated as super degraded mode must load their degraded mode buffers with the I.D. numbers of all those employees who are authorized access during times when communication is 105t. There are~at least two times when this downloading 15must occur: first, upon power-up; and7 second, upon a change in the info~mation in the tables having to do with the super degraded mode in the central controller. The blocks 808, ~lO and 812 represent the power-up downloading. The block 808 represents the determination 20as ~o whether the degraded mode buffer 808 needs to be initially loaded after power-up. If a power-up situation is found, the reader CPU will determine whether the super degraded mode option is present in the feature memory as represented by the block 810. ~ontrol returns to the 2~executive routine B00 if the reader either is not in a power-up situation or the super degraded mode option is not present.
If the reader CPU finds that both a power-up situation exists and that the super degraded mode option is present, 30he reader will request a download from the controller, and store the downloaded I.D. data in the super degraded mode authorized access buffer ~9 in Figure 2. This is represented by the block Bl20 After dounloading is completed, control is returned to the executive.
35If the reader executive routine has not detected a poll within the last 30 seconds, the reader CPU will enter ~ZI~79L5~

the degraded mode as symbolized by the path ~14 and the states following it.
The reader must first determine whether there is a card in the reader slot as symbolized by the state 816.
If there is no card, control is returned to the executive routine as symbolized by the path 818. If there is a card in the reader, the re~der CPU will read the card and then check the feature PROM 98 to determine if the super degraded mode option is in efect as symbolized by the state 820. If not, program control will be transferred to a state 822 wher~in the reader CPU checks the feature PROM
98 to determine if the degraded mode option is in effect. If it is not in effect, program control returns to the executive` routine 800 as symbolized by the path 15824.
If the degraded mode option is in effect as determined `in the state 822, the readler CPU will compare the system code data on the card in the slot against the system code set on the switches on the switch and relay board 62 as 20represented by the state 8~6. If there is not a matchr then program control is transferred to a state 828 where the red LED on the front panel of the reader is lit for a time. Same readers will have a "No GoU option in effect. The reader CPU will check the feature memory 98 25and determine whether the nNo Go" option is in efect as symbolized by the state 830. If it is not in effe~t, control will be transferred back to the executive. If it is in effect, then the reader CPU will energize a "No Go"
relay for a time set by switches on the switch and relay 30board 62 as represented by the state 832. The No Go relay can be used to ring an alarm or control any other function~ Control is then returned to he executive.
Referring again to the state S26, if a match in the system code ~as found, then the reader energizes a "Go"
35relay and lights the green LED on the front of the panel as symbolized by the state 8340 If the buffer option for 45~

~ the degraded mode is in effect, a determination represented by the state 836, then the reader will store the I.D. number on the card and the local time in the transaction buffer 88. The reader CPU will also mark the record as a "Go" transaction such that when the content of the transaction buffer is later transmitted to the central controller, the "Go" transactions will be printed out in one color whereas "No Go" transactions stored while operating in the super degraded mode can be printed in a different color. This operation of recording and marking the transaction records is symbolized by the state 838 Subsequently, control is returned to the executive 800.
Returning to the state 820 in Fi9ure ll, if the reader CPU check of the feature PROM 98 indicates that super degraded mode option is J 1S in effect, the super degraded mode authorized acc0ss buffer ~ust be checked to determine if it is full. This check is represented by the state 84Q. If it is full, the card in the slot will ke ignored as represented by the state 842.
If the super degraded mode authorized access buffer is not full, program control is trans~erred to the state 844. There the reader CPU checks the feature PROM 98 to detenmine if the ID~C option is present. If it is present, control is transferred to the state 846 where the reader CPU detenmines whether the IVEC password was proper-ly entered as represented by the state 846. If the IDEC option is 25 not in effects the state 846 is skipped as sym~olized by the path 848 and the data checking states 850 and 852 are entered. If the ID~C
password, ccmprised o~ several digits entered frcm a reader keyboard 854, is not properly entered, the reader enters the state 856.
The state 856 represents the reader CPU operations of storing the I.D. number frcm the rejected card and the time of day for the transaction and markin~ the entry as a "No Go" transaction. The transactions in the transaction buffer 88 are marked either IlGo" or "No Go" so that they may be printed out in different colors or otherwise segregated by the central controllerO
3S If the IDEC option is present and the IDEC password was properly entered, the reader CPU enters the state 850 to ~etermine if there is C~ C~ \ q ~

a system code match between the card data and the switches. If there is not a match, the state 856 is entered. If there is a match, the reader CPU enters a state 852 to determine if there is an I.D. code match. To make the I.D. code match, the reader CPU compares the I.D.
data from the card to the I.D. data in the super degraded mode authorized access buffer 89 which was downloaded from the central controller when communication was possible.
If there is a match with any I.D. record in the buffer 89, the reader CPU enters the state 858 to store the transaction. The state 858 represents the steps of storing the I.D. number from the card and the local time in the transaction buffer 88 and marking the record as a "Go" transaction. Thereafter, the reader CPU enters the stat~ 860 where the Go relay is energized and thc Gr~n LED is lit. Control is then returned to the executive routine 800.
After the transaction buffer is loaded and communication with the central controller returns, the reader will transmit the data in the transaction buffer, one transaction at a time to the controller using the algarithm of Figure 8.
Referring to Figure 12, there is shown a flow diagram of the steps taken by the readers when the controller 20 re~uests to dump IoD~ data into the super degraded mode buffer. As usual, the reader CPU is functioning in the executive routine 800 when, as part of the routine, the inquiry is made as to whether a command has been received from the controller as represented by the state 862. If no command has been received, the other tasks of the executive routine are continued as symboli~ed by the path 864.
If a command has been received, the reader CPU enters the state 866 wherein it determine5 from the feature PROM
98 whether the super degraded mode option is present. If it is not present, then program control is returned to the 1`-~2i"_ ~"~ 1 r~s~ q~3 ~Q~

' ' ! ( .

3L2~9lS~3 executive routine 800 to determine what, if anything, to do about the command that was received.
If the super degraded mode o~tion is present, the reader CPU enters the state 868. In this state, the reader determines if the command that was received ~rom the central controller was an I~D. dump co~mand indicating that the controller wishes to downloaa I.D. information from its memory tables~ If it was not such a command, the reader returns to the executive routine 800 to determine what to do.
If the command was an I.D. dump command, the reader will enter a state 870 wherein the reader will request ~
download from the CPU. Thereafter, the rcader enters a state 872 wherein the I.D. records comin~ in from the controller are stored in the super degraaed mode buffer ~9.
As each I.D. record comes in! the reader CPU stores it as represented by the stat~e 872 and then enters a state 874 to determine if the super degraded mode buffer 89 is full. If it is not full, the reader requests another I.D.
record as symbolized by the state 87~. The controller 20 may have no more ID's to send so the reader CPU enters a state 878 to determine if the controller has sent a message indicating that it has no more ID's to send~ If the controller has sent such a message, control is returned to the executive 800. However, if no such message has been sent, program control is returned to the state 872 to store the next incoming I~Do record.
Returning to the state 874, if the reader CPU inds that the super degraded mode buffer 89 was filled by storage of the last received I.D. record, a state 880 will be entered wherein the reader will transmit an "I'm full~
message to the controller indicating it cannot accept any further IDD. records. Control will then be returned to the executive routine.

~ ~74S8 Below as Appendix A, there is listed the object code of the reader software for performing the super-degraded mode functions described herein.
Although the invention has been described in terms of the preferred embodiment~ any variation which accomplish the same functions in a similar means using sîmilar apparatus are intended to be included.

~2~)79LS~3 01a FF B7 00 ~ FE ~a 2h-o&c-l2-34-zo7-sF~---E-~0-s- o6 FIRMW~E P-N
0Za h7 ~0 08 8C 00 64 c6 F8 6E 40 0a 6, aa , F 00 80 03~ 86 FF B7 0~ 80 9O ~Z 84 0E Z6 0~-0~o-sc-40-~t--c6--Ro~-No -sD~
a 2F FF 4U 31 FF 40 33 FF 40 35 CE 53 0a FF 40 44 D~TE ZL DEC 19O2 a68 FF 40 46 86--F-B7-~0~3E-B7-480-~c-8407--z0~-26-FEg-FzE---u~-E-D--o-N
0sa 40 2F BC C0 31 Z7 03 FF 40 31 FE 40 33 BC 40 35 CR501~5D~ OPTIDN
090 27 0E FF 40 35 FE 40 46 BC sa 44 Z7 03 FF 4a 44 0~0 FE 40 37 EC i0 39 Z5 03 FF 40 33 BD 80 FD 8D 7z 0B0 BD 89 sF 96 8Z 84 E0 Z7 0B BD 81 54 86 FF B7 40 SOFT~RE
0D0 F4 z6 F2 5F 0~ z0-g6-FF-s7-2~0-2860-0B7D--D 33_E3 Z SU.ER DEGR~DED

0F0 BD 81 73 BD 83 E3 24 DB 26 _9 7E 80 aQ 96 8Z S~5 _ _ ___ 100 0C Z7 lE CE 40 01 36 48 ~7 00 08 08 08 8C 40 16 110 25 F6 09 09 86 06 ~7 00 4A 09 0~9 09 8C 3F FF 26 20 F5 39 CE Q0_0C_6f_-00-~a0~l--2-c6-FB-36-8z B4 02 27 a5 140 C6 FF F7 48 08 8D 04 3O 7E~ 83 04 7F 00 Z7 CE FD
l50 8 ~F 16_~9__6_02--c-E8-~2s7-QF-ElF-F-40 4z CE ~5 DC FF
170 40 48 39 96 28 Z~ 5E 7F 00 80 86 FF 97 80 96 80 18~ 84 40 27 52____~0-8~44--2-7--06B--go-5-E--84-03 D6 3~ C4 lh0 03 il Z6 23 96 5F 84 0F 91 39 ZS lB 96 sF 44 44 BO 44 S._91__g_7Z6E_87_96B_,8~26_o2--84-E0-2~ 05 86 F0 ~D
Da 81 FE 7E 87 D0 39 96 82 84 E0 Z6 ~8 39 96 23 Z6 lE~ ~F 96 3Q 81__4_----81E~-c7-~-D--8c-,,F~20-93 4F CE ~Q
2~0 00 h~ 33 FF 40 2D 16 BD 82 63 ~.4 2C FE 4~ 2D 08 210 ~6 33 ~S~ 4~ 4__48_aE8-8ECD-0z--63-FE-40 35 FF 4a 33 c50 a0 BC 40 42 26 05 CE-40-90-Zh-00-309---FF--0-31-E6 260 39 0C 39 7F 00 80 86 FF 97 80 7D c0 3B Z6 z9 FE

20~0 EC s0 42 26 05 CE 40 90 20 01 08 FF 4`0 35 BC 40 2~0 ZB 2& 8f 10 36 SD ZC 3Z 49 DE-52-a _DF_5 _Z4_~4~_______________________ ZC0 A7 00 0g DF 54 8C 00 3B Z6 04 86 FF 97 28 39 7F
ZD0 00 28 39 DE 5Z ~6 00 43 CE_0__E7____ 0__4_FF_gC7_______________________ 2F0 80 0F 86 FF 97 2~ 6F 00 01 01 01 01 01 F6 00 C7 ------310-26-F7-32-4D Z7 BD 59 39 ~1 76 B0 E4 E3 74 D8 E2 330 D6 E5 El E0_Dl_---~46-710~ -96--~-z7-Z2 7F 00 04 9 350 06 97 08 86 09 97 a2 7F 00 ôl 20 12 7~ 00 02 27 370 27 61 q6-0~-27-~z-2~-4l-z4~ z47-i56-F7f~-9~70--&l--3 380 86 08 97 05 96 C6 ~3 76 00 09 7c4 56 7C 00 03 3B
330 7~ ~0 aB Z6-4-D----07-3B-9g66--c-6-2B-3o 86 03 97 0~
3B0 86 01 97 03 ôo &0 97 Q9 3B 96 Co ZB 0E 7~ 00 0B
3C0 26 20 56 FE 97 03 S6 Q& 97 0B 3B 86 S0 97 0B 7F
3D0 00 31 3B 96 C6 2~ F4 7~ 00 0B Z6 06 73 00 01 7F

3F0 7F 00 80 86 Ff q7 80 96 04 26 FC 32 97 06 .73 0P) _ __ _ 3 5 ~ ' ~ 4 p I - -12~)7~S~

______________________________________________________________________________i_ 40Q 54 39 96 25 27 15 ZA lD 43 Z7 08 8D 37 25 2Q 7C FIRMW42E P-N:
------4Z00-31-7C-~0-25-39-8D lD Z4 E 8D 33 86 FE 97 Z~ ~3 4a0 4F CE 04 E0 E6 00 Z~ 08 4C 08 81 i4 Z6 F6 0C 39 ROM MO: SDM OPTIO~
44a 97,31 0-D-33--c-E-0--E-E506-DhF6-5060-0c--z~-D3-0D 39 CE S~ D~rE. 22 DEC ~5 463 46 DF 5o 96 31 9B 57 97 57 86 00 99 56 97 56 DE
470 56 h6 00 $4 0F $1 ~_Z7_l63-897-4Bz-7c-00-30-3~ 86 C2501~5D~ OPTI ~¦
4a0 FF 97 ZE 39 CE 00 03 5F 4Z 09 8C FF ;F 26 F8 7F I ;
4ha 0a 30--7-F--00--ZE-5-30Z-08~6-F7F-97-80--9-7-B0 7F 00 EO BD SdFTW4RE
4C0 84 0Z 7~ 00 4F Z6 Z6 BD 86 Z6 BD 87 ZD BD 87 5B SUPER DEGRADED
4D0 BD 86 5C BD 86-A--B-D-8898-917-g6-1-97 4F 3B 96 80 4Fd o4 e4 z7 l9 96 Z8 c7 0E ZA 13 43 Z7 10 96 E7 ZB
50Q 0C 86 FF 97_ ___9_ 6_E__z4_23~_70g--0g6-'E06-29B--250-8-6----------- ~~~~`

540 86 01 97 Z8 CE 00-33-DF--54-C-E-Z8B3-918-7DF-00--29-'9--553 94 86 FE 97 29 39 D6 82 C4 01 27 lZ 96 00 Z7 QF
5~0 D7 28 B6 48 07 ZB_0D-c6--0l-D47-c060-F3F9-DB7-6-0--33-5F

1 5 590 B6 40 16 ZB 47 CE 40 00 C6_07__7__0_1h_~D_E0E_~l_______________________ SB0 46 00 ZB 16 FE 40 18 86 FF ~7 00 0D 56 Z0 10 EE
5C0 01 ~6 ~0 Z~--6-FE-40-l8-6-c4-0F-7-40-oc-5l6s--3-g-0g6-580--84 5Eb 8a 26 06 96 8Z S4 i0 Z7 3C 96 c'1 Z7 0E ZA 35 43 ----------5_0-z7-33-96--2-z--8--8---F-9--8a-3--g6-cz-24-zl-9--------610 Z0 5E DE 18 Z5 0F C~ 00 18 96 60 4C 48 7E o7 F7 620 CE_0 _0--D5-z8~-3l9B-96-827-03-96-cl z~ 13 ~C 00 G6 640 39 96 Cl ZA 10 7F 0a Z6 3g 96 Cl ZB 03 7C 00 Z6 33 36 C1 2g__0-8-6-~F-D-9z9-~97-60-cE-d8-E4 SD ~Z .77 o'0 5E CE d0 ES SD lB Cc 00 F4 8D 17 97 5F CE 00 F0 ~o0 8D 0F CE 00 FC SD 0B 97 63 CE 0a F8 8D 03 97 ~Z
69d 39 4F Eo 03 59 49 E6 0Z 53 49 E6 01 59 49-E6 0Q
6~0 59 49 88 0F 39 CE 00 00 6D 0C Z7 23 6C 0D 26 lF
6E0 6C 0~ 26_1B_DF_5D.~_4DE_D7E_4E_-EE--00 ~D 00 DE 55 08 6D~ 08 SC sa 14 26 D2 39 -o6 EB 87 20 8' 65 87 3A 87 6E0 ~3 ~7 71 S7 6D_8__3D--277-~0c-96--5l--2~ 13 9o E6 Z~
700 lF 86 FF 9.7 2B 7F O0 86 7F 0a 87 C6 FF D7 Z4 39 7~0 7F 00 86 7F 00_~7--C--FE--27- s D 7E 87 ~E 36 ~E 2 730 56 96 E6 2B 52 7F O0 28 20 E6 96 61 Z6 ac 96 E6 ____740--z-~-ll--8-6-F-F--9-7z-297-7~-5-3aF-80s~`--z-c-73-9~0-9-6-z-c-cz-E7-~ -a-6 7~a ~9 96_S0_84_7F-0Za-0-z-93g-8-6-FF-97 ~3 J9 _6 ~F 97 ~ DF QE DF 10_96_S0F_1840_Z~06~F2F-g~-86 g~ 87 DE 18 26 7C0 06 97 84 43 97 24 ~3 96 ôQ 4C 48 CE QQ 10 Z0 27 7E~ 15 CE Qa ~ DF 12-DF-14-CE-FF--FE-D6F-81Q2-9-6-~ -C~------- ----__ 7FQ 25 CE FF EC DF lZ 39 6F 00 6F 01 4D Z7 1~ DF 6 ~ Pr~3~ p lZO'7458 5s~

- ~, pp~, X

;

, .
I'`
! ¦

C00 B6 40 23 27 D8 86 30 -BD--83--E-F-Z6-11-BD-o3~E~~~F~~ZIRMW~RE~~~~~~~~~~~~~
C10 40 Z9 39 7E 8B o4 96 2E ~7 C0 BD 88 84 96 43 48 REF.Ph 82l32 ______Cz0--48--488--86-s~-4BD-7~E3-EF3-E8FD-9l6z-2~D--8c-flc-z5-07-3D-zo ROM NO SDM OPTION
C40 86 F0 7E 8B 87 8D 33 4F 7E 8B 87 CE 0a 06 h6 33 CS0 hl 3B 27 03 7F 00 ZF ~7 38 09 8C 00 01 Z6 EF 39 DhTE ZZ DE__198__ '_ C60 96 31 8~ 40 Z7 18 7C 00 2F 96 62 44 84 07 4C 91 C70 2F 26 0B 7F 00 8Z 7F 00 ZF CE FF C4 DF 1~ 39 36 USED O~:
C80 81 84 Z0 27 0C 36 2E Z7 02 7F 0z__83_ E__F_C4_D~F___R~01fSD_______ _____ j Ch0 FF 40 44 BC 40 48 26 02 0C 39 0D 39 8D Z0 .7F 0v C~0 58 CE 00 0-0-~6--46C-D-0-5404--9Z'6-5E9~-0-D--39-~-C--39 96 63 SUPER DZEGRhDED
CD0 44 44 ~t1 44 44 97 32 4F C6 04 CE 00 4~ 91 3Z 26 OPTION
ÇE0 01 4C h,7 0 08 4C 5h Z& F4_7__0__ 3-9-7--3~-4946-46-43------------------DQ0 44 84 03 9,7 S9 rJE 58 h6 4h Zh 01 43 97 48 43 h7 D10 4~ CE_00-4-9----fl061-027-0~-95-4-7 D6 46 97 46 ~7 4~
D30 39 00 00 00 00 00 80 06 00 00 0d 00 Q0 0a 00 Q0 ______D40____Q0_Q9_0!~_00_v__00_00_e0__0_00__~_0__0__00_00_______________________ D60 00 00 00 00 00 0v 00 00 06 00 O0 Q9 09 00 09 O0 D7~ 00 a~ 00 ~0 aa 0Q 00 00 0~ Q0 ~_00_~0_00_~0 0~_ _ _ ___ _ D80 00 00 d0 00 00 O0 00 00 00 ~0 0~ ~0 0a 00 ~0 Qa D'0 0~ 00 0Q 0~ 00 ~0 00 00 00 00 0~t 00 00 ~0 ~0 Q0 Dhq 00 Q0 qO 00 00 00 00 00 QQ 00 0Q 00 00 00 00 00 ---- - --------~-'~~~Ds0~00-00-0la-00-a0-00--00-00 0V 00 0~ a0 00 00 0a Dr0 a~ 0a 00 0~ 00 00 ~0 0~ 00 ~0 00 00 00 q0 00 a0 I~D0 00 00 00 q0 -00-00--e~0--000-000-00-e!-~--0(3 00 00 00 00 DF0 ~a 0a a0 Q0 ~a a0 o~ 0Q Q0 00 0~ ~a 00 00 00 00 E00 00 0~ Q~ 0~ ~a ~0 00 ~0 ~0 d0_0~_0e____60_~0 00 ------El~-00-00-00-00-0a--d0-a-0-0-0-aa-~0 a~ 0~ 00 00 0Q ~0 E20 00 Q0 00 00 0Q 0Q 00 Q0 60 00 Q0 00 90 00 0a 00 E30 00 00 00 O0 99_0a 00 00 00 00 Q0 00 0~ ~0 ~ ~0 E~0 00 a0 0~ 00 0Q a0 ~0 ~0 ~ ~0 ~0 a~ 00 00 ~0 0a E50`0a ~0 00 0~ 0~ ~0 00 Q0 00 0~ 00 0a 0a ~0 00 q0 E60 QQ ~0 00 Q0 Q0 00 Q0 00 00 00 00 00 00 00 Q0 0Q
-------E~Q`-0-0-Q0--00-0O--0-0--00-00-~0 00-0a Q0 0~ ~0 ~0 0a ~a F80 00 a0 00 a0 00 Q0 ~0 Q0 0a 00 00 0~ 00 00 0v 00 E~3 00 00 Q0 00_00 00 00 ~0 00 00 00 _0 00 0-0-0-0-0------------------------Eh9 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 Q6 E~0 00 60 0~ 00 00 00 ~0 q0 00 3~ 00.00 00 00 00 ~a EC~ Q~ 00 00 00 Q0 00 00 00 00 30 00 00 Q9 09 ~0 0a ------ED0-a0-00--0-0-13~-00-~0-00-0a -00-~0 Q~ aa Qa 00 ~ 00 EE0 ~0 O0 00 00 00 a0 00 00 00 00 00 00 00 Q0 00 00 ------F0-a-~0-00-0-0-00--00-Q0-~ --0a 00-Q~ a0 ~0 0~t a0 ~0 Qa F10 00 00 00 00 06 00 013 00 00 00 Q0 00 00 00 Q0 ~0 FZ0 0Q Q0 0Q 00 00 06 00 ~30 ~0 00_Q0_00 00 60 60 QQ
F30 00 00 00 a~ 00 00 00 06 00 00 00 00 00 00 b0 00 F40 O0 ~0 00 00 00 Q0 00 00 ad 60 00 00 00 06 00 Q0 F50 Q0 aa 0a 00 00 Qa 00 0a Q0 00 00_a.0 ___60 0~ ~
F60 0Q 30 00 00 0Q 00 00 00 00 00 00 00 00 00 00 d0 F70 Q0 00 00 00 00 00 O0 00 O0 00 Q0 QO 00 Q0 ~0 ~
FS0 Q~ ~0 0~ QO 0a ~a Q0 0Q Q0 O0 ~0 0~ e0 ~0 0a ~t Fsa Q0 00 Q0 60 Q0 00 PQ Q~ 00 00 00 00-0~ 00 ~0 -o~
F~0 ~ ~0 00 00 0~ oa 00 oo ~3Q 00 e0 00 0Q a0 O0 Q~
F~0 ~ Q0 ea Q~3 ~ O0 ~0 00 0~ 0e_00_aO ea_~0 ~ 60 _ __ ~~~~~~Fc~~e0~0e~e0--0~-QQ-~-a-0a-~6--00--Q0 ~ ~o~0~ ~a ~0 ~,,o FD0 Q0 00 00 ao 0Q Q0 bO QQ 00 ao 00 e0 00 00 00 ~ 0 FEO e0 00 Q0 ~0 0Q_Q0_b0_Q0 6Q_00 60_00 0b 00 00 0e FF0 00 00 Q13 O~t QO 00 60 bO ~4 B6 3Q 0'3 83 38 8-i t'0 3S I~pC~tJ3~Y A ~-'J -

Claims (17)

WHAT IS CLAIMED IS:

1. A security system for controlling access by people to an area comprising:
a card reader for controlling access to said area and for reading data stored on cards and for comparing said data to data stored in said reader regarding who is authorized access to said area and said card reader for granting access to said area if the card data matches the stored data for an authorized person; and a central controller for storing I.D. data regarding who is authorized access to said area during times when communication between said card reader and said central controller is not possible and for communicating said data to said card reader during times when communication with said card reader is possible.

2. A security system as defined in Claim 1 further comprising means in said reader for communicating during times when communication with said central controller exist, data read from said card to said central controller for the central controller to make the access decision and means in said central controller for making said access decision and for sending a message to said card reader regarding whether or not to grant access.

3. An apparatus as defined in Claim 1 or 2 including a plurality of card readers and wherein said central controller includes:
first means to store data regarding which of said readers is authorized to grant access during times when communication with said card reader are lost;
second means to store data regarding which employees are authorized access to each card reader location; and third means for receiving requests from any of said readers for downloading of I.D. data and for determining if said requesting reader is authorized to grant access during degraded mode times by consulting said first means and for consulting said second means to find the I.D. data for all persons authorized access to the location controlled by the requesting reader during degraded mode times and for sending said data to said requesting reader for storage.

4. An apparatus as defined in Claim 1 wherein said reader includes means for requesting downloading of I.D.
numbers from said central controller after initial power up of the reader.

5. An apparatus as defined in Claim 1 wherein said card reader reads a card storing system code data identifying the organization that the card holder belongs to and I.D. data identifying the particular individual.

6. An apparatus as defined in Claim 5 wherein said card reader includes means for granting or denying access optionally on either the system code card data alone or upon both the system code and the I.D. data on said card.

7. An apparatus as defined in Claim 6 further comprising means to store the I.D. data for all persons granted access during degraded mode times for later communication to said central controller.

B. An apparatus as defined in Claim 7 further comprising means for storing the time that each person was granted access.

9. An apparatus as defined in Claim 6 further comprising means for storing data records comprising the I.D. data for each person that was either granted or denied access during degraded mode operation for later transmission to said central controller when communications are restored.

10. An apparatus as defined in Claim 9 wherein said data records include the time of the transaction and are marked as either a "Go" transaction where access was granted or a "No Go" transaction where access was denied.

11. An apparatus as defined in Claim 5 wherein said card reader includes a keyboard and includes means for granting or denying access on all of the system code and the I.D. data on the card and a password entered by the card holder on said keyboard.

12. A security system comprising:
a plurality of card reader means coupled to said central controller for reading data stored on magnetic cards and for either transmitting it to said central controller when communication with said central controller is possible or for comparing the card data to data stored in said card reader means in order to make a local decision to grant or deny access during times when communication with said central controller is not possible; and said card reader means for storing data from each said. central controller regarding which persons are authorized access to their particular controlled areas during times when communication with said central controller is not possible;
storage means in said plurality of card reader means for storing the I.D. data and time of day for each transaction where access was either granted or denied during times when communication between said central controller and said card reader means is not possible;
means in said central controller for receiving card data transmitted from said plurality of card reader means when communication with said card reader means is possible and for deciding whether to grant or deny access based upon said card data and for transmitting a message back to the card reader means that sent the card data causing said card reader means either to grant or deny access;

means in said central controller for determining when a particular card reader means is requesting a download of I.D. data and for determining whether the requesting card reader means is authorized to grant access to any person during degraded mode times when communication between the card reader means and the central controller are lost and for finding the I.D. data for each person authorized to have access during degraded mode times to the area controlled by said card reader means and for sending said I.D. data to said card reader means for storage.

13. A method of operating a security system comprised of a card reader and a central controller comprising the steps of:
reading a card to derive data from said card;
sensing whether communication between said central controller and said card readers is possible;
sending said card data to said central controller if communications with said central controller are possible;
determining in said central controller if access is to be granted or denied;
sending a message from said central controller to said reader indicating whether access is to be granted or denied;
granting or denying access to the area controlled by said card reader based upon said message from said central controller;
comparing said card data to data stored in said card reader by said central controller during times when communication with said central controller is not possible and granting or denying access based upon said comparison.

14. A method of operating a card reader in a security system having a central controller and a card reader comprising the steps of:

loading in a buffer, I.D. data for persons authorized access during times when communication with said central controller is lost;
sensing when communication with said central controller is lost;
reading card data comprising system code data identifying the card holder's organization and I.D. code data identifying the individual;
comparing said system code data to a first set of data stored in said card reader;
comparing said I.D. code data to a second set of data loaded from said central controller during a time when communication existed;
storing the I.D. code data from the card in a buffer in the card reader and marking the record as a "No Go" transaction if either the system code or the I.D. code do not match data stored in said card reader and marking the record as a "Go" transaction if both the system code and the I.D. code match data stored in the card reader and access is granted.

15. A method of operating a security system having a card reader and a central controller including the steps of Claim 14 comprising the additional steps of:
sensing when said card reader needs to be loaded with I.D. data for persons authorized access during degraded mode times when communication with said central controller is lost;
determining whether said card reader is authorized to grant access to any person during degraded mode times;
locating the I.D. data for all persons who are authorized access to the area controlled by the requesting card reader during degraded mode times, and transmitting said I.D. data to said requesting card reader for storage and use by said card reader in granting or denying access during times when communication with said central controller is not possible.

16. A method of operating a security system having a plurality of card readers and a central controller comprising the steps of:
storing in said central controller the I.D.
data of all persons authorized access to the areas controlled by each card reader;
transmitting the I.D. data for a particular card reader to that card reader during times when communication with said card reader are possible;
comparing data read from a card to data stored in a particular card reader during times when communication between said card reader and said central controller are not possible for purposes of making the decision to grant or deny access to the card holder locally at the card reader without the need for communication with said central controller.

17. The method of Claim 16 further comprising the step of storing the I.D. data and time of each transaction, regardless of whether access is granted or denied, in said card reader during times when communication with said central controller are not possible and transmitting said transaction data to said central controller when communication is restored.