CA1191562A - Adjustable coring circuit permitting coring extinction - Google Patents

Abstract

ABSTRACT Adjustable coring circuit includes linear amplifier and multistage limiting amplifier responsive to input signals from a common source. Limiting amplifier includes an input stage receiving operating current from a first current source transistor, in cascade with an output stage receiving operating current from a second current source transistor. Cored signal, corresponding to the difference between a linearly translated version of the input signals and a doubly clipped version thereof, is developed by a signal combiner responsive to outputs of both amplifiers. Base-emitter paths of the two current source transistors are connected in series across a common bias source. The base electrodes of two control transistors, of mutually opposite conductivity types, respond to variations of common coring level control voltage. Collector-emitter path of one control transistor shunts base-emitter path of first current source transistor. Emitter-collector path of other control transistor, which shunts the common bias source, is nonconducting over major portion of variation range of coring level control voltage.

Description

-1- RCA 78,008 ADJUSTABLE CORING CIRCUIT
PERMITTING ~ORING EXTINCTION

The present invention relates generally to adjustable coring circuits, and particularly to corin~
circuits of a novel form wherein a sys-tem for contxol of the coxing level extinguishes the coring action at onP
extreme of the coring level control range.
In United States Patent No. 4~441J121 L. A. Harwood, et al. entitled "Adjustable Corin~
Circuit", `1ssued Apr-l1 3~ 1984~ a coring circuit is described in which signals are supplied to the inputs of a linear signal translator and a non-linear signal translator. The non-linear signal translator comprises a multista~e limi~ing ampliier, which develops a doubly clipped version of ~he inpu~ signals for co~bination in antiphasal relationship with a linearly amplified version of the input signals provided by the linear signal ' 20 translator. The combined signals form a cored version of the input signals, with the level of coring subject t~
adjustment via vari~tion of the distri~ution of gain ~etween respective cascaded stages of the multistage limiting ampliier. The gain distribution variatlon i5 desirably effected withou-t significant disturbance of the overall gain Qf the limiting amplifier, ~hich is set to be substantially equal to the gain of the linear signal translator to ensure the accuracy of core cancellation in the combiner at a plurali-ty o selected coring l~vels.
In an illustrative embodiment of the coring sys-tem of the aforementioned United States patënt, a first curr~nt source transistor that supplies the operating current for the output stage of the limi-t.ing amplifier has its emitter electrode returned to the base electro~e of a second curren~ source transistor that supplies the operating current for the input stage of -the limiting amplifier. The base emitter paths of the respective current source transistors are connected i.n .1 L'3~5~

-2- RCA 78,008 series across a bias voltage source which forward biases the respective base-emitter junctions. The collector-emitter path of a control transistor is shunted across the base-emitter path of the second current source transistor. Forward biasing of the hase-emitter junction of the control transistor i5 subject to variation in accordance with a coring level control voltage.
In use of such a coring system, the minimum coring level extreme of the coring level control range coincides with complete elimination of forward bias for the base-emitter junction of the control transistor. A
finite residual coring level will, howevex, be associated with this extreme of the coring level control range.
In accordance with the principles of the present invention, a modification of the above-described coring system is effected to permi-t extinc-tion of coring action to be automatically obtained at the minimum coring level extreme of the coring level control range.
In accordance with an illustrative embodiment of the present inventlon, the coring level control system utilizes a second control transistor in addition to -the above-descri~ed control transistor, with the respective control transistors being of opposite conductivity -types.
The emitter electrode of the second control transistor is connected to the base electrode of the curren-t source transistor of the limiter output stage, and the emitter-collector path of the second control transistor is shunted across the series combination of the base-emitter paths of the two current source transistors. Th~ base electrode of the second control transistor is rendered responsive to the same coring level control voltage that is used to variably bias the first control transistor.
Over a wide portion of the coring level control range, the base-emitter junction o the second control transistor is reverse biased. Under such circumstances, the second control transistor is cut of~ and operation of the adjustable coring is unaffected -thereby. In the vicinity of the ~; n7ml~ coring level extreme of the coring level S~
~3~ ~C~ 78,008 control range, however, the base-emitter path of the second control transistor becomes forward biased. Strong conduction by the second control -transistor when the minimum coring level extreme of the coring level control range is reached effects a disabling of the limiting amplifier, permi~ting extinction of the coring ac-tion.
In the accompanying drawing, the sole figure illustrates, partially schematically and partially by block repres~ntation, a portion of a television receiver in which adjustable coring of a horizonkal peaking signal is effected by apparatus constructed in accordance with an illustrative embodiment of the present invention.
To develop the peaking signal which is to be processed by circuitry embodying the principles of the present invention, the outpu-t of a 1l3min~nce signal source 25 (e.g., in a color television receiver use, constituted by the l~ n~nce signal output of the receiver's cor~
filter) is coupled via a resis-tor 27 to the input terminal (L~ of a delay line 29. Illustratively, the delay line 29 is a wideband device eghibiting a linear phase characteristic over the freguency band occupied by the signals from sourc~ 25 (e.g., extending to 4.0 MHz.), and provides a signal delay of 140 nanoseconds. The input end of delay line 29 is terminated (e.g., through the aid of resistor 27) in an impedance su~stantially matching its characteristic impedance, whereas the output end of the delay line (at terminal L') is misterminated to obtain a reflective effect. The signals appearing at the respective ends of the delay line 29 are thus ~a) a once-delayed ll]~ln~nce signal at terminal Ll, and ~b) the sum of an undelayed ll]m- n~nce signal and a twice-delayecl ll]~;n~nce signal at terminal L. The difference between the respective signals at terminals L and L' corresponds to an appropriate horizontal peaking signal for addition to the ll]m;nr~nce signal to enhance its horizontal detail (by effectively boosting luminance components in a frequency range frorn 1075 M~Iz. to 5.25 MHz., -6 db poin-ts, with a maximum boost at 3.5 MHz~o 6~
-4 RCA 78,008 Differential amplifier 40, accepting signals from terminals L and L' at its respective differential inputs, provides a linear amplification channel for such a peaking signal~ Amplifier 40 includes a pair of NPN
transistors 41, 43 with interconnected emitter electrodes returned to a point of reference potential (e.g., ground) via the collector-emitter path of an NPN current source transistor 45 in series with emit-ter resistor 46. The base electrode of transis-tor 45 is connected to the positive terminal (-~1.2 V.) of a bias potential supply to establish a desired operating current for amplifier 40.
Signals from ter~'n~l L' are supplied to the base electrode of -transistor 41 via the base-emitter path of an NPN emitter-follower transistor 34 and a series coupling resistor 36. The collector electrode of transistor 34 is directly connected to the positive terminal (~Vcc) of an operating potential supply, while the emitter electrode of transistor 34 is returned to ground via the collector-emitter path of a current source transistor 35 (having its base electrode connected to the +1.2 V. bias supply t~rmln~l) in series with emitter resistor 26. Signals from t~rminal L are supplied to the base electrode of transistor 43 via the base~emitter path of an NPN emitter-follower transistor 30 and a series coupling resistor 32. The collector elec-trode of transistor 30 is directly connected to the ~Vcc supply term'n~l, while the emitter electrode of transistor 30 is returned to ground via the collector-emitter path of a current source transistor 31 (having its base electrode connected to the +1.2 V. bias supply terminal) in series with emitter resistor 28. While direct connections are illustrated between the respective terminals L, L' and the bases of emitter-follower transis-tors 30, 34, additional emitter-followers (not shown) may desirably be interposed in the respective connections to elevake the impedances presented to the respective terminals.
A resistor 38 interconnects the base electrodes of transistors 41, 43~ and cooperates with the coupling . ~
-5- RCA 78,008 resistors 36, 3~ to in-troduce a degree o~ attenua-tion of the input signals that ensures that the maximum signal difference between base potentials is accommodated within the linear signal handlin~ range o~ amplifier ~0. The respective collector electrodes of transistors 4:L and 43 are linked to the positive terminal of an operating potential supply by respective loads (no-t shown) which are shared by the limiting amplifier's outputs. The respective collector currents of -transistors 41 and 43 vary in accordance with oppositely phased versions of the peakiny signals.
. Differential amplifier 50, acceptin~ signals from terminals L and L' at its respective differential inputs, serves as the input stage o~ a limiting amplifier providing a non-linear amplification channel for the peaking signal. Amplifier 50 includes a pair of NPN
transistors 51, 53 ~ith interconnected emitter electrodes returned to ~round via the collector-emitter path of an NPN current source transistor 55. Signals from terminal L', appearing at the output of emitter-follower transistor 34, are supplied -to the base electrode of transis-tor 51 via a series coupling resistor 37. Signals from terminal L, appearing at the output of emitter-follower transis-tor 30, are supplied to the base ~lectrode of transistor 53 via a series coupling resistor 33. A resistor 39 interconnects the base electrodes of transistors 51 and 53. The input signal attenuation provided by the network of resistors 37, 39, 33 is less than the at-tenuation provided by the linear amplifier~s networX (36, 38, 32), and permits the maximum signal swing between bases to exceed the linear signal handling range of amplifiex 50.
The collector electrodes of transistors 51 and 53 are individually connected by respec-tive load resistors (57, S9) to the positive terminal ~+4.0 V~) of an opera-ting potential supply. Oppositely phased peaking signals (with maximum excursions clipped) appear across the respective load resistors 57 and 59.

3:as~

-6- RCA 78,008 Differential amplifier 60, serving as the output stage of the limiting ampliier and providing further clipping of the peakins signals, includes a pair of NPN
transistors 61 and 63 with interconnected emitters connected to the collector electrode of a curren-t source transistor 65. The emitter electrode of transis-tor 65 is returned to ground via the base-emitter path of current source transistor 55. The base electrode of transistor 61 is directly connected to the collector electrode of transistor 51 of the input stage, while the base electrode of -transistor 63 is directly connected to the collector electrode of transistor 53 of the inpu-t stage.
The collector electrode of transistor 61 is directly connected to the collector electrode of transistor 41 of the linear amplifier so that the summed collector currents of transistors 41 and 61 form a cored peaking signal current (Ip'). The collector electrode of transistor 63 is directly connected to the collector electrode of transistor ~3 of the linear ampli.fier so tha-t the summed collector currents of transistors 43 and 63 form a cored peaking signal current Ip (an oppositely phased version of Ip').
A xesistor 66 is connected between the positive terminal (+3.2 V.~ of a bias potential supply and the anode of a diode 67, the cathode of which is directly connected to the anode of a second diode 68. The cathode of diode 68 is dixectly connected to ground, so that the pair of diodes 67, 68 are forward biased by the bias potential supply. The anode of diode 67 is dir2ctly con.nected to the base electrode of current source transis-tor 65, so that the voltage appearing across the diode pair (67, 68~ is applied across the serially disposed base-emitter paths of current source transistors 65, 55 -to forward bias their base-emitt~r junctions.
- The collector electrode of an NPN con-trol transistor 71 is dir~ctly connected to the base elec-trode of transistor 55. The emitter electrode of transistor 71 is dixectly connected to ground, disposing -the -7- RCA 78,008 collector-emitter path of -transistor 71 directly in shunt with the base-emitter pa-th of the input stage's cur.rent source transistor 55.
A coring control voltage input terminal CC i5 connected -to the base electrode of an NPN emitter-follower transis~ox 75 (having its collector electrode directly connected to the ~Vcc supply ~erminal~ The emit-ter electrode of transistor 75 is connected via resistox 73 to the base electrode of transistor 71, and to t:he anode of a diode 72. The cathode of diode 72 i5 direc-tly connected to ground, disposing diode 72 directly in shun-t with the base-emitter path of control transistor 71. A posi-tive coring control voltage applied to t~rmi nal CC controls the biasing of control transistor 71 to vary the conductance of its collector~emitter path and therehy adjust the level of coring attained in th~ output si~nal surrents Ip and Ip'.
As descri~ed to this point, -the coring sys-tem of the drawing is identical with that described in the aforementioned Unlted Sta~es Patent No. 4, 441,121~ An addition to the system of this pàtent is constituted by the PNP control ~ransistor 69, disposed with its emitter electrode directly connected to the ~se electrode of current source transistor 65. The collector electrode of transistor 69 is returned directly to ground, placi.ng the emitter-collector path of transistor 69 directly in shunt with ~he series combination of ~he base-emitter paths of the two current source transistors 65, 55. The base electrode oE control transistor 69 is direc-tly connected to the coring con-trol voltage input terminal CC.
The coring control voltage source is illustratively shown in the drawing as a manually controlled potentiometer 21, with its adjustable tap directly connected to terminal CC, and wi-th i-ts :Eixed end termi n~l S connected respectively to the posi-tive terminal (-~V) of a DC voltage source, and to the grounded nega-tive terminal thereof. Illustratively, the potential a-t the -~V
terminal is appreciably larger than the t2Vbe~ potential ~8- RCA 78,008 developed across the s~ries combination of diodes 67, 68.
Thus, the base-emitter junction of PNP tran~ or 6~
remains reverse bias~d over ~ large portion of the tap adjustment ran~e ~hen the control potential selecte~ by the tap exc~eds the 2 ~ ~ potential). Over th~ larg~
portion o~ the adjustmen-t range, -the PNP con~rol transistor 69 is cw~ of~, an~ opera~ion of the adjustable coring system is as described in the a~or~mentioned United States Patent No. 4,441,121, and as set forth imm~i~tely below.
The base-emi~er pa~h of ~ranslstor 65 form~ a voltage divider with th~ parallel comhin~tiDn of (a) the base-emi~ter path of transis~or 55, and (b~ the collec~ox-emitter pa~h of ~ransistor 71, to effect a division of the ~ias voltage appearing across th~
series-connected diodes 67, 68, with the division ratio dependen~ upon ~he conductance of NPN control tran~istor 71. When the shunting impedance presented by transistor 71 decreases (due to ~n increase in the coxing control voltage), the b~se~emi~ter voltage (Vbe~ of curren~ source transis-~o.r 55 decrea~es, accompanied by a com?l~me~-tary increase of the base-emitter voltage of current ~ource transistor 65. When th~ shunting impedance pxesented by transistor 71 increases (due to a d~crease in the corin~
control voltage), the ~ ~ of tran~istor $5 increases, accompanied by a complemen~ary decrease of the Vbe of t~ansistor 65.
The consequence of a varia~ion of ~he coring control voltage is thus an introduction of complemen-~ary v~ri~tions in the op~rating currents of differential amplifier~ 50 and $0, and, hence, complementary variations of the respective gains of the two cascaded stayes of the limiting amplifier. With variation of th~ DC impedance presen~ed by transis~or 71 h~ving a negligible effest on the bias voltage appearing aCrQSS diodes 67, 6~, the overall gain of -the limiting amplifier, proportional to the product o~ the magnitudes of the respective ~ta~ ! S
operating current, re~;n¢ sub~tan~ially u~disturbed as the distribution o~ gain betwe~n respective stages i~

-9 RCA 78,008 varied~ For accuracy of coring, this undisturbed magnitude of o~erall gain is set so that the gain of the respective non-linear and linear amplification channels are substan~ially identical.
A gain distribution change ~caused by a decrease in coring control voltage) that elevates inpu-t stage (50) gain results in a clipping by the output stage (60) that is closer to the axis, and thus reduces the coring level.
Conversely, a gain distribution change (caused by an increase in coring control voltag~ tha-t depresses input stage gain increases the coring level.
As -the position of the adjustable tap approaches -the grounded end terminal of potentiomet~r 21, however, -the biasing of the base-emitter junction of the PNP
control transistor 69 shifts to -th~ forward direction, and conduction in the emitter-collec-tor path of transistor 69 occurs. At the control range extreme that places the -tap at ground potential, this conduction is sufficien-tly great as to result in cutoff of the current source transistors 65, 55, and conseguent extinction of the coring of the horizontal peaking signals.

Claims (6)

WHAT IS CLAIMED IS:
1. A system for effecting an adjustable amount of coring of signals derived from a source comprising:
first signal translating means, having an input coupled to said source, for linearly translating said signals;
second signal translating means, having an input coupled to said source, for non-linearly translating said signals; said second signal translating means comprising a multistage limiting amplifier for developing a limited version of said signals, said limiting amplifier including respective input and output amplifying stages coupled in cascade;
means, responsive to the outputs of said first and second signal translating means, for developing a cored version of said signals corresponding to the difference between a linearly translated version of said signals and a limited version of said signals;
a bias voltage source;
a first current source transistor, having base, emitter and collector electrodes, for supplying operating current to said input amplifying stage;
a second current source transistor, having base, emitter and collector electrodes, for supplying operating current to said output amplifying stage;
means for connecting the respective base-emitter paths of said first and second current source transistors in series across said bias voltage source;
first and second control transistors, each having base, emitter and collector electrodes, said first and second control transistors being of mutually opposite conductivity types;
means for connecting the collector-emitter path of said first control transistor in shunt with the base-emitter path of said first current source transistor;
means for connecting the emitter-collector path (continued on next page)
1. Claim 1 continued:
   of said second control transistor in shunt with the series combination of the base-emitter paths of said first and second current source transistors;
   a source of variable DC voltage; and means for rendering the base electrodes of both of said first and second control transistors responsive to said variable DC voltage.
2. 2. Apparatus in accordance with claim 1 wherein the polarity of said variable DC voltage is such as to effect variable forward biasing of the base-emitter junction of said first control transistor.
3. 3. Apparatus in accordance with claim 2 wherein the range of variation of said variable DC voltage is such that said second control transistor is maintained in a nonconducting state in response to values of said variable DC voltage over a major portion of said variation range.
4. 4. Apparatus in accordance with claim 1 wherein said current source transistors are of the same conductivity type as said first control transistor.
5. 5. Apparatus in accordance with claim 4 wherein each of said amplifying stages comprises a differential amplifier including a pair of transistors, of the same conductivity type as said first control transistor, with interconnected emitter electrodes connected to the collector electrode of a respective one of said current source transistors.
6. 6. Apparatus in accordance with claim 1, for use with a source of luminance signals in a television receiver, wherein the signals subject to coring comprise horizontal peaking signals derived from said luminance signal source.