CA1184310A - Systeme a multiprocesseur pour bureau - Google Patents

Systeme a multiprocesseur pour bureau

Info

Publication number
CA1184310A
CA1184310A CA000396675A CA396675A CA1184310A CA 1184310 A CA1184310 A CA 1184310A CA 000396675 A CA000396675 A CA 000396675A CA 396675 A CA396675 A CA 396675A CA 1184310 A CA1184310 A CA 1184310A
Authority
CA
Canada
Prior art keywords
bus
memory
processor
data
general purpose
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000396675A
Other languages
English (en)
Inventor
Mize Johnson, Jr.
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Harris Corp
Original Assignee
Harris Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Harris Corp filed Critical Harris Corp
Priority to CA000465121A priority Critical patent/CA1197019A/fr
Application granted granted Critical
Publication of CA1184310A publication Critical patent/CA1184310A/fr
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646—Configuration or reconfiguration
    • G06F12/0653—Configuration or reconfiguration with centralised address assignment
    • G06F12/0661—Configuration or reconfiguration with centralised address assignment and decentralised selection
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G06F13/37—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a physical-position-dependent priority, e.g. daisy chain, round robin or token passing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • G06F13/4213—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with asynchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • Multi Processors (AREA)
  • Exchange Systems With Centralized Control (AREA)
CA000396675A 1981-02-25 1982-02-19 Systeme a multiprocesseur pour bureau Expired CA1184310A (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA000465121A CA1197019A (fr) 1981-02-25 1984-10-10 Systeme de bureau a multiprocesseurs

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US23804881A 1981-02-25 1981-02-25
US238,048 1981-02-25

Related Child Applications (1)

Application Number Title Priority Date Filing Date
CA000465121A Division CA1197019A (fr) 1981-02-25 1984-10-10 Systeme de bureau a multiprocesseurs

Publications (1)

Publication Number Publication Date
CA1184310A true CA1184310A (fr) 1985-03-19

Family

ID=22896287

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000396675A Expired CA1184310A (fr) 1981-02-25 1982-02-19 Systeme a multiprocesseur pour bureau

Country Status (6)

Country Link
EP (1) EP0073239A1 (fr)
CA (1) CA1184310A (fr)
ES (1) ES8303741A1 (fr)
GB (2) GB2107906B (fr)
IT (1) IT1149773B (fr)
WO (1) WO1982002965A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5093913A (en) * 1986-12-22 1992-03-03 At&T Laboratories Multiprocessor memory management system with the flexible features of a tightly-coupled system in a non-shared memory system

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4484273A (en) * 1982-09-03 1984-11-20 Sequoia Systems, Inc. Modular computer system
FR2551236B1 (fr) * 1983-08-30 1990-07-06 Canon Kk Systeme de traitement d'image
FR2551282B1 (fr) * 1983-08-30 1994-05-13 Canon Kk Systeme de traitement d'image
US4731750A (en) * 1984-01-04 1988-03-15 International Business Machines Corporation Workstation resource sharing
GB2175421B (en) * 1985-05-13 1989-11-29 Singer Link Miles Ltd Computing system
GB2191612A (en) * 1986-06-11 1987-12-16 Ibm Display terminal
EP0325080B1 (fr) * 1988-01-22 1994-04-20 International Business Machines Corporation Protocole et dispositif pour le balayage sélectif de plusieurs lignes connectées à un appareil de communication
DE3874517T2 (de) * 1988-01-22 1993-04-08 Ibm Abtasterschnittstelle fuer leitungsadapter einer uebertragungssteuerung.
GB2206225A (en) * 1988-08-01 1988-12-29 Feltscope Ltd Point of sale terminals microcomputer system
EP0562251A2 (fr) * 1992-03-24 1993-09-29 Universities Research Association, Inc. Réseau de transmission de données parallèles au moyen d'un réseau série dynamiquement reconfigurable

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3916383A (en) * 1973-02-20 1975-10-28 Memorex Corp Multi-processor data processing system
US4030072A (en) * 1974-12-18 1977-06-14 Xerox Corporation Computer system operation and control
US4253144A (en) * 1978-12-21 1981-02-24 Burroughs Corporation Multi-processor communication network
US4245306A (en) * 1978-12-21 1981-01-13 Burroughs Corporation Selection of addressed processor in a multi-processor network
US4253146A (en) * 1978-12-21 1981-02-24 Burroughs Corporation Module for coupling computer-processors
US4240143A (en) * 1978-12-22 1980-12-16 Burroughs Corporation Hierarchical multi-processor network for memory sharing

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5093913A (en) * 1986-12-22 1992-03-03 At&T Laboratories Multiprocessor memory management system with the flexible features of a tightly-coupled system in a non-shared memory system

Also Published As

Publication number Publication date
IT8219853A0 (it) 1982-02-25
GB2144892A (en) 1985-03-13
IT1149773B (it) 1986-12-10
ES509892A0 (es) 1983-02-01
ES8303741A1 (es) 1983-02-01
GB2107906A (en) 1983-05-05
EP0073239A1 (fr) 1983-03-09
WO1982002965A1 (fr) 1982-09-02
GB8423510D0 (en) 1984-10-24
GB2107906B (en) 1985-10-09

Similar Documents

Publication Publication Date Title
CA2036688C (fr) Processeur de signaux multigroupe
US4001790A (en) Modularly addressable units coupled in a data processing system over a common bus
US3997896A (en) Data processing system providing split bus cycle operation
US4000485A (en) Data processing system providing locked operation of shared resources
US4212057A (en) Shared memory multi-microprocessor computer system
US3993981A (en) Apparatus for processing data transfer requests in a data processing system
US4030075A (en) Data processing system having distributed priority network
US3995258A (en) Data processing system having a data integrity technique
US4562535A (en) Self-configuring digital processor system with global system
US5495615A (en) Multiprocessor interrupt controller with remote reading of interrupt control registers
CA1183272A (fr) Bus de donnees synchrone a debit de donnees variable automatiquement
US4633392A (en) Self-configuring digital processor system with logical arbiter
US4933846A (en) Network communications adapter with dual interleaved memory banks servicing multiple processors
US4763249A (en) Bus device for use in a computer system having a synchronous bus
US5765036A (en) Shared memory device with arbitration to allow uninterrupted access to memory
US4797815A (en) Interleaved synchronous bus access protocol for a shared memory multi-processor system
CA1184310A (fr) Systeme a multiprocesseur pour bureau
EP0139563A2 (fr) Mécanisme de commande pour système multi-processeur
EP0301610A2 (fr) Appareil de traitement de données pour raccordement avec un bus de communication commun dans un système de traitement de données
KR900001120B1 (ko) 우선도가 낮은 유니트를 우선도가 높은 위치에 위치시키기 위한 분배된 우선도 회로망 로직을 가진 데이타 처리 시스템
IE922103A1 (en) Deterministic method for allocation of a shared resource
EP0139568B1 (fr) Mécanisme d'interruption à format de messages pour systèmes multi-processeur
CA1197019A (fr) Systeme de bureau a multiprocesseurs
US7096177B2 (en) Multiprocessor array
Gustavson Introduction to the Fastbus

Legal Events

Date Code Title Description
MKEX Expiry