CA1183275A - Memoire a acces a plusieurs multiplets pour instructions et donnees de longueur variable - Google Patents

Memoire a acces a plusieurs multiplets pour instructions et donnees de longueur variable

Info

Publication number
CA1183275A
CA1183275A CA000411468A CA411468A CA1183275A CA 1183275 A CA1183275 A CA 1183275A CA 000411468 A CA000411468 A CA 000411468A CA 411468 A CA411468 A CA 411468A CA 1183275 A CA1183275 A CA 1183275A
Authority
CA
Canada
Prior art keywords
digital words
memory
word locations
byte
bytes
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000411468A
Other languages
English (en)
Inventor
Martin J. Schwartz
H. Frank Howes
Richard J. Edry
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Raytheon Co
Original Assignee
Raytheon Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Raytheon Co filed Critical Raytheon Co
Application granted granted Critical
Publication of CA1183275A publication Critical patent/CA1183275A/fr
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3802—Instruction prefetching
    • G06F9/3816—Instruction alignment, e.g. cache line crossing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G06F9/30149—Instruction analysis, e.g. decoding, instruction word fields of variable length instructions
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Executing Machine-Instructions (AREA)
  • Memory System (AREA)
  • Advance Control (AREA)
CA000411468A 1981-10-02 1982-09-15 Memoire a acces a plusieurs multiplets pour instructions et donnees de longueur variable Expired CA1183275A (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US30800681A 1981-10-02 1981-10-02
US308,006 1981-10-02

Publications (1)

Publication Number Publication Date
CA1183275A true CA1183275A (fr) 1985-02-26

Family

ID=23192129

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000411468A Expired CA1183275A (fr) 1981-10-02 1982-09-15 Memoire a acces a plusieurs multiplets pour instructions et donnees de longueur variable

Country Status (4)

Country Link
JP (1) JPS5886651A (fr)
CA (1) CA1183275A (fr)
DE (1) DE3236524A1 (fr)
GB (1) GB2108737B (fr)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4507731A (en) * 1982-11-01 1985-03-26 Raytheon Company Bidirectional data byte aligner
JPS60200287A (ja) * 1984-03-24 1985-10-09 株式会社東芝 記憶装置
EP0303819B1 (fr) * 1987-08-21 1994-09-28 Heimann Optoelectronics GmbH Circuit intégré pour la lecture d'un capteur d'image opto-électronique
EP0331789A3 (fr) * 1988-02-26 1991-07-24 Siemens Aktiengesellschaft Mémoire pour une installation de calcul qui opère avec une haute précision sur des nombres à virgule flottante ainsi qu'à virgule fixe
WO1996038783A1 (fr) * 1995-06-01 1996-12-05 Hal Computer Systems, Inc. Procede et appareil pour la rotation d'instructions actives dans un processeur de donnees en parallele
EP1569124A1 (fr) * 2004-02-26 2005-08-31 Matsushita Electric Industrial Co., Ltd. Interface de mémoire et traitement des données

Also Published As

Publication number Publication date
JPS5886651A (ja) 1983-05-24
GB2108737B (en) 1986-02-12
GB2108737A (en) 1983-05-18
DE3236524A1 (de) 1983-04-28

Similar Documents

Publication Publication Date Title
US4654781A (en) Byte addressable memory for variable length instructions and data
US5410727A (en) Input/output system for a massively parallel, single instruction, multiple data (SIMD) computer providing for the simultaneous transfer of data between a host computer input/output system and all SIMD memory devices
EP0446721B1 (fr) Mémoire de traitement distribuée
US9639458B2 (en) Reducing memory accesses for enhanced in-memory parallel operations
US6510510B1 (en) Digital signal processor having distributed register file
US6061779A (en) Digital signal processor having data alignment buffer for performing unaligned data accesses
US4467419A (en) Data processing system with access to a buffer store during data block transfers
US4980817A (en) Vector register system for executing plural read/write commands concurrently and independently routing data to plural read/write ports
US6948045B2 (en) Providing a register file memory with local addressing in a SIMD parallel processor
US3748649A (en) Translator memory decoding arrangement for a microprogram controlled processor
US5806082A (en) Wrap-around mechanism for memory split-wordline read
US6381686B1 (en) Parallel processor comprising multiple sub-banks to which access requests are bypassed from a request queue when corresponding page faults are generated
US4943914A (en) Storage control system in which real address portion of TLB is on same chip as BAA
JPH07120312B2 (ja) バッファメモリ制御装置
US4800535A (en) Interleaved memory addressing system and method using a parity signal
US6463518B1 (en) Generation of memory addresses for accessing a memory utilizing scheme registers
US5825788A (en) Data ordering for cache data transfer
CA1183275A (fr) Memoire a acces a plusieurs multiplets pour instructions et donnees de longueur variable
CA2324219A1 (fr) Processeur de signaux numeriques reduisant l'encombrement de l'acces
JPH06274528A (ja) ベクトル演算処理装置
EP0166192B1 (fr) Dispositif de mémoire-tampon à grande vitesse pour transfert rapide de données
CN111694513A (zh) 包括循环指令存储器队列的存储器器件和方法
JPH04260957A (ja) コンピュータ・システム
US7159078B2 (en) Computer system embedding sequential buffers therein for performing a digital signal processing data access operation and a method thereof
US6058467A (en) Standard cell, 4-cycle, 8-bit microcontroller

Legal Events

Date Code Title Description
MKEC Expiry (correction)
MKEX Expiry