BR9915915A - Learning methods in binary systems - Google Patents

Learning methods in binary systems

Info

Publication number
BR9915915A
BR9915915A BR9915915-5A BR9915915A BR9915915A BR 9915915 A BR9915915 A BR 9915915A BR 9915915 A BR9915915 A BR 9915915A BR 9915915 A BR9915915 A BR 9915915A
Authority
BR
Brazil
Prior art keywords
learning
binary
binary systems
learning methods
pseudo
Prior art date
Application number
BR9915915-5A
Other languages
Portuguese (pt)
Inventor
Tang Zheng
Original Assignee
Sowa Inst Of Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sowa Inst Of Technology Co Ltd filed Critical Sowa Inst Of Technology Co Ltd
Priority to BR9915915-5A priority Critical patent/BR9915915A/en
Priority claimed from PCT/JP1999/004237 external-priority patent/WO2001011558A1/en
Publication of BR9915915A publication Critical patent/BR9915915A/en

Links

Landscapes

  • Image Analysis (AREA)
  • Character Discrimination (AREA)

Abstract

Patente de Invenção: "MéTODOS DE APRENDIZADO EMSISTEMAS BINáRIOS". Esta invenção proporciona métodos deaprendizado em sistemas binários por modificar os estadosconectados do circuito entre cada porta binária básica em lógicabinária combinada e em circuitos seq³enciais compostos de portasbinárias básicas tal como as portas AND, OR, NOT, NAND, NOR eEXOR. Como a teoria de pseudo-neurónio e a teoria de energiapseudo-potencial são habilmente introduzidas, é possível alcançaros efeitos de aprendizado especificados durante um período deaprendizado muito curto. Além disso, como a implementação dosmétodos de aprendizado no computador convencional e em outroequipamento digital é simples, espera-se que ela seja utilizadaamplamente em várias aplicações, como por exemplo,processamento de imagem, processamento de voz ou emprocessamento de palavra natural.Invention Patent: "LEARNING METHODS IN BINARY SYSTEMS". This invention provides methods learned in binary systems by modifying the connected states of the circuit between each basic binary gate in combined logic and in sequential circuits composed of basic binary gates such as AND, OR, NOT, NAND, NOR and EXOR gates. As the pseudo-neuron theory and the pseudo-potential energy theory are cleverly introduced, it is possible to achieve the specified learning effects during a very short learning period. In addition, as the implementation of the learning methods on the conventional computer and other digital equipment is simple, it is expected that it will be used widely in various applications, such as image processing, voice processing or natural word processing.

BR9915915-5A 1999-08-05 1999-08-05 Learning methods in binary systems BR9915915A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
BR9915915-5A BR9915915A (en) 1999-08-05 1999-08-05 Learning methods in binary systems

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
PCT/JP1999/004237 WO2001011558A1 (en) 1999-08-05 1999-08-05 Learning methods in binary systems
BR9915915-5A BR9915915A (en) 1999-08-05 1999-08-05 Learning methods in binary systems

Publications (1)

Publication Number Publication Date
BR9915915A true BR9915915A (en) 2001-12-04

Family

ID=25665416

Family Applications (1)

Application Number Title Priority Date Filing Date
BR9915915-5A BR9915915A (en) 1999-08-05 1999-08-05 Learning methods in binary systems

Country Status (1)

Country Link
BR (1) BR9915915A (en)

Similar Documents

Publication Publication Date Title
ATE486320T1 (en) ELECTRONIC DATA PROCESSING CIRCUIT
AR014862A1 (en) A METHOD AND DEVICE FOR CODING AND DECODING INFORMATION SIGNALS
MY119831A (en) Viterbi decoding apparatus and viterbi decoding method
BR9911289A (en) Video encoder and buffering control method
DE60236571D1 (en) MEMORY DEVICE AND METHOD WITH A DATA PATH WITH MULTIPLE PREVIOUS I / O CONFIGURATIONS
Schiffer Amazing knowledge
AU570415B2 (en) Multiprocessor system
GB2414582B (en) Coded write masking
IT8420955A0 (en) TAP WITH SPHERICAL MALE.
Waterfall A little change is a good thing: Feature theory, language acquisition and variation sets.
BR9915915A (en) Learning methods in binary systems
ATE68288T1 (en) MULTI-STAGE INTEGRATED DECODER.
BR9704638A (en) Game sheet with integrated electronic database.
JPS52129337A (en) Memory circuit
WO2007010503A3 (en) 4-level logic decoder
JPS567132A (en) Contact input circuit
WO2007048081A3 (en) Clock reset address decoder for block memory
FR2576132B1 (en) INTEGRATED CIRCUIT MEMORY
EP0085762A3 (en) Logic parity circuit
MY130249A (en) Learning methods in binary systems
PE20001190A1 (en) LEARNING METHODS IN BINARY SYSTEMS
TWI265409B (en) Method and structure of using one basic input/output system (BIOS) memory to start up a computer system
KR970002549A (en) Module's sleep mode control circuit reduces power consumption of microcontroller
MX9708565A (en) Learning methods in binary systems.
JPS62170092A (en) Decoder

Legal Events

Date Code Title Description
B08F Application fees: dismissal - article 86 of industrial property law

Free format text: REFERENTE A 5A, 6A, 7A E 8A ANUIDADES.

B08K Lapse as no evidence of payment of the annual fee has been furnished to inpi (acc. art. 87)

Free format text: REFERENTE AO DESPACHO 8.6 PUBLICADO NA RPI 1913 DE 04/09/2007.