BR112016027558B1 - Aparelho e método para codificar fluxos de vídeo usando um esquema de criptografia de codificação aritmética binária adaptativa a contexto e memória legível por computador - Google Patents

Aparelho e método para codificar fluxos de vídeo usando um esquema de criptografia de codificação aritmética binária adaptativa a contexto e memória legível por computador Download PDF

Info

Publication number
BR112016027558B1
BR112016027558B1 BR112016027558-6A BR112016027558A BR112016027558B1 BR 112016027558 B1 BR112016027558 B1 BR 112016027558B1 BR 112016027558 A BR112016027558 A BR 112016027558A BR 112016027558 B1 BR112016027558 B1 BR 112016027558B1
Authority
BR
Brazil
Prior art keywords
cabac
input
instruction
value
range
Prior art date
Application number
BR112016027558-6A
Other languages
English (en)
Portuguese (pt)
Other versions
BR112016027558A2 (https=
Inventor
Bo Zhou
Mao Zeng
Erick James Plondke
Lucian Codrescu
Shu Xiao
Junchen Du
Suhail Jalil
Original Assignee
Qualcomm Incorporated
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Incorporated filed Critical Qualcomm Incorporated
Publication of BR112016027558A2 publication Critical patent/BR112016027558A2/pt
Publication of BR112016027558B1 publication Critical patent/BR112016027558B1/pt

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30018—Bit or string instructions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30025—Format conversion instructions, e.g. Floating-Point to Integer, decimal conversion
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G06F9/3893—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator
    • G06F9/3895—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator for complex operations, e.g. multidimensional or interleaved address generators, macros
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
    • H03M7/40—Conversion to or from variable length codes, e.g. Shannon-Fano code, Huffman code, Morse code
    • H03M7/4006—Conversion to or from arithmetic code
    • H03M7/4012—Binary arithmetic codes
    • H03M7/4018—Context adapative binary arithmetic codes [CABAC]
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
    • H04N19/102—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the element, parameter or selection affected or controlled by the adaptive coding
    • H04N19/13—Adaptive entropy coding, e.g. adaptive variable length coding [AVLC] or context adaptive binary arithmetic coding [CABAC]
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/90—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using coding techniques not provided for in groups H04N19/10-H04N19/85, e.g. fractals
    • H04N19/91—Entropy coding, e.g. variable length coding [VLC] or arithmetic coding

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Compression Or Coding Systems Of Tv Signals (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
BR112016027558-6A 2014-05-27 2015-04-30 Aparelho e método para codificar fluxos de vídeo usando um esquema de criptografia de codificação aritmética binária adaptativa a contexto e memória legível por computador BR112016027558B1 (pt)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/288,018 US9455743B2 (en) 2014-05-27 2014-05-27 Dedicated arithmetic encoding instruction
US14/288,018 2014-05-27
PCT/US2015/028443 WO2015183462A1 (en) 2014-05-27 2015-04-30 Dedicated arithmetic encoding instruction

Publications (2)

Publication Number Publication Date
BR112016027558A2 BR112016027558A2 (https=) 2017-08-15
BR112016027558B1 true BR112016027558B1 (pt) 2023-03-14

Family

ID=53267582

Family Applications (1)

Application Number Title Priority Date Filing Date
BR112016027558-6A BR112016027558B1 (pt) 2014-05-27 2015-04-30 Aparelho e método para codificar fluxos de vídeo usando um esquema de criptografia de codificação aritmética binária adaptativa a contexto e memória legível por computador

Country Status (10)

Country Link
US (1) US9455743B2 (https=)
EP (1) EP3149947B1 (https=)
JP (1) JP6695813B2 (https=)
KR (1) KR102296153B1 (https=)
CN (1) CN106415484B (https=)
BR (1) BR112016027558B1 (https=)
CA (1) CA2947856A1 (https=)
ES (1) ES2826425T3 (https=)
TW (1) TWI669945B (https=)
WO (1) WO2015183462A1 (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104394418B (zh) * 2014-09-23 2018-06-05 清华大学 一种视频数据编码、解码的方法及装置
WO2022231451A1 (en) * 2021-04-26 2022-11-03 Huawei Technologies Co., Ltd. Handling trailing bits in arithmetic encoding and decoding
CN118626147B (zh) * 2024-08-14 2024-11-01 北京开源芯片研究院 指令译码方法、装置、电子设备及可读介质

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69327927T2 (de) * 1992-08-31 2000-10-12 Sun Microsystems, Inc. Schnelles Vorausholen und Zuteilung von Befehlen mittels vorausschauender Anmerkungen von früher vorausgeholten
US7769088B2 (en) * 2003-05-28 2010-08-03 Broadcom Corporation Context adaptive binary arithmetic code decoding engine
US7061410B1 (en) * 2005-07-18 2006-06-13 Lsi Logic Corporation Method and/or apparatus for transcoding between H.264 CABAC and CAVLC entropy coding modes
CN100466739C (zh) * 2005-10-12 2009-03-04 华为技术有限公司 Cabac解码系统及方法
CN101087411A (zh) * 2006-06-08 2007-12-12 威盛电子股份有限公司 译码方法
US7656326B2 (en) 2006-06-08 2010-02-02 Via Technologies, Inc. Decoding of context adaptive binary arithmetic codes in computational core of programmable graphics processing unit
US8749409B2 (en) 2006-08-25 2014-06-10 Sony Computer Entertainment Inc. Entropy decoding methods and apparatus using most probable and least probable signal cases
US7561082B2 (en) 2006-12-29 2009-07-14 Intel Corporation High performance renormalization for binary arithmetic video coding
CN100531386C (zh) * 2007-06-15 2009-08-19 上海富瀚微电子有限公司 一种上下文自适应二进制算术编码器及其方法
US7839311B2 (en) * 2007-08-31 2010-11-23 Qualcomm Incorporated Architecture for multi-stage decoding of a CABAC bitstream
US7535387B1 (en) * 2007-09-10 2009-05-19 Xilinx, Inc. Methods and systems for implementing context adaptive binary arithmetic coding
US8782379B2 (en) * 2007-09-27 2014-07-15 Qualcomm Incorporated H.264 video decoder CABAC core optimization techniques
US7777654B2 (en) * 2007-10-16 2010-08-17 Industrial Technology Research Institute System and method for context-based adaptive binary arithematic encoding and decoding
US7932843B2 (en) * 2008-10-17 2011-04-26 Texas Instruments Incorporated Parallel CABAC decoding for video decompression
US7982641B1 (en) 2008-11-06 2011-07-19 Marvell International Ltd. Context-based adaptive binary arithmetic coding engine
US8638850B2 (en) * 2009-05-06 2014-01-28 Advanced Micro Devices, Inc. Execution units for context adaptive binary arithmetic coding (CABAC)
US20110125987A1 (en) 2009-11-20 2011-05-26 Qualcomm Incorporated Dedicated Arithmetic Decoding Instruction
US8913662B2 (en) * 2011-01-06 2014-12-16 Qualcomm Incorporated Indicating intra-prediction mode selection for video coding using CABAC
JP6130839B2 (ja) 2011-10-06 2017-05-17 フラウンホーファー−ゲゼルシャフト・ツール・フェルデルング・デル・アンゲヴァンテン・フォルシュング・アインゲトラーゲネル・フェライン エントロピー符号化
US10289412B2 (en) * 2012-02-09 2019-05-14 Qualcomm Incorporated Floating point constant generation instruction

Also Published As

Publication number Publication date
ES2826425T3 (es) 2021-05-18
JP6695813B2 (ja) 2020-05-20
JP2017525005A (ja) 2017-08-31
US20150349796A1 (en) 2015-12-03
KR20170013222A (ko) 2017-02-06
EP3149947A1 (en) 2017-04-05
TWI669945B (zh) 2019-08-21
WO2015183462A1 (en) 2015-12-03
EP3149947B1 (en) 2020-07-22
TW201607294A (zh) 2016-02-16
BR112016027558A2 (https=) 2017-08-15
CA2947856A1 (en) 2015-12-03
KR102296153B1 (ko) 2021-08-30
CN106415484A (zh) 2017-02-15
CN106415484B (zh) 2019-02-01
US9455743B2 (en) 2016-09-27

Similar Documents

Publication Publication Date Title
JP6381546B2 (ja) 多バイト・フレームのパイプライン化圧縮のための方法、符号化データ・ストリームへの高帯域圧縮のための装置、およびコンピュータ・プログラム製品
TWI489779B (zh) 狀態機晶格中之布林邏輯
US12591545B2 (en) System and method for securing high-speed intrachip communications
JP2021527376A (ja) データ圧縮
CN109993008A (zh) 用于隐式完整性的方法和布置
US12596685B2 (en) System and methods for bandwidth-efficient data encoding
CN106664101B (zh) 自适应速率压缩散列处理装置
CN109690957B (zh) 熵编码的系统级测试
BR112016027558B1 (pt) Aparelho e método para codificar fluxos de vídeo usando um esquema de criptografia de codificação aritmética binária adaptativa a contexto e memória legível por computador
US8868584B2 (en) Compression pattern matching
US12381574B2 (en) System and method for distributed node-based data compaction
US20110125987A1 (en) Dedicated Arithmetic Decoding Instruction
CN109274460B (zh) 一种多比特并行结构串行抵消译码方法和装置
CN110659508B (zh) 一种基于卢卡斯数列的加解密方法、设备及可读介质
CN115296786B (zh) 一种高速w变换方法、安全散列算法以及电子装置
US12483269B2 (en) System and method for encrypted data compression with a hardware management layer
CN110287242A (zh) 多个不同长度子序列频数的获得方法、装置及电子设备
D’costa et al. Implementation of Robust Solid State Drive Controller Using LZ77 Compression and SHA-1 Encryption Technique

Legal Events

Date Code Title Description
B15K Others concerning applications: alteration of classification

Free format text: AS CLASSIFICACOES ANTERIORES ERAM: H04N 19/91 , G06F 9/30 , G06F 9/38

Ipc: H03M 7/40 (2006.01), G06F 9/30 (2018.01), G06F 9/3

B06U Preliminary requirement: requests with searches performed by other patent offices: procedure suspended [chapter 6.21 patent gazette]
B350 Update of information on the portal [chapter 15.35 patent gazette]
B09A Decision: intention to grant [chapter 9.1 patent gazette]
B16A Patent or certificate of addition of invention granted [chapter 16.1 patent gazette]

Free format text: PRAZO DE VALIDADE: 20 (VINTE) ANOS CONTADOS A PARTIR DE 30/04/2015, OBSERVADAS AS CONDICOES LEGAIS