BR112014029370A2 - atribuição de endereços a dispositivos em interconexão - Google Patents

atribuição de endereços a dispositivos em interconexão

Info

Publication number
BR112014029370A2
BR112014029370A2 BR112014029370A BR112014029370A BR112014029370A2 BR 112014029370 A2 BR112014029370 A2 BR 112014029370A2 BR 112014029370 A BR112014029370 A BR 112014029370A BR 112014029370 A BR112014029370 A BR 112014029370A BR 112014029370 A2 BR112014029370 A2 BR 112014029370A2
Authority
BR
Brazil
Prior art keywords
assigning addresses
interconnecting devices
random number
host controller
generating
Prior art date
Application number
BR112014029370A
Other languages
English (en)
Inventor
j harriman David
C Morriss Jeff
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of BR112014029370A2 publication Critical patent/BR112014029370A2/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/30—Authentication, i.e. establishing the identity or authorisation of security principals
    • G06F21/44—Program or device authentication
    • G06F21/445—Program or device authentication by mutual authentication, e.g. between devices or programs
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G06F21/73—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information by creating or determining hardware identification, e.g. serial numbers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5005—Allocation of resources, e.g. of the central processing unit [CPU] to service a request
    • G06F9/5027—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0042—Universal serial bus [USB]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0052—Assignment of addresses or identifiers to the modules of a bus system
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5005—Allocation of resources, e.g. of the central processing unit [CPU] to service a request
    • G06F9/5011—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resources being hardware resources other than CPUs, Servers and Terminals
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Abstract

resumo patente de invenção: "atribuição de endereços a dispositivos em interconexão". a presente invenção refere-se a um aparelho dotado de um gerador de números aleatórios, para gerar um número aleatório mediante um primeiro comando de um controlador de host, e a lógica para gerar o identificador de dispositivo para o aparelho. o aparelho pode fornecer uma resposta ao controlador de host, contendo o número aleatório mediante um pedido de identificação, a partir do controlador de host correspondente ao identificador de dispositivo. outras modalidades são descritas e reivindicadas.
BR112014029370A 2012-06-26 2013-06-19 atribuição de endereços a dispositivos em interconexão BR112014029370A2 (pt)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/532,978 US9128811B2 (en) 2012-06-26 2012-06-26 Assigning addresses to devices on an interconnect
PCT/US2013/046452 WO2014004186A1 (en) 2012-06-26 2013-06-19 Assigning addresses to devices on an interconnect

Publications (1)

Publication Number Publication Date
BR112014029370A2 true BR112014029370A2 (pt) 2017-06-27

Family

ID=49775396

Family Applications (1)

Application Number Title Priority Date Filing Date
BR112014029370A BR112014029370A2 (pt) 2012-06-26 2013-06-19 atribuição de endereços a dispositivos em interconexão

Country Status (4)

Country Link
US (1) US9128811B2 (pt)
BR (1) BR112014029370A2 (pt)
TW (1) TWI516942B (pt)
WO (1) WO2014004186A1 (pt)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8924611B2 (en) * 2012-06-26 2014-12-30 Intel Corporation Providing a serial protocol for a bidirectional serial interconnect
US9710406B2 (en) 2014-12-15 2017-07-18 Intel Corporation Data transmission using PCIe protocol via USB port
US20190004978A1 (en) * 2017-06-30 2019-01-03 Intel Corporation Security role identifier pools allocation
KR20200106739A (ko) * 2019-03-05 2020-09-15 에스케이하이닉스 주식회사 컨트롤러, 이를 포함하는 메모리 시스템 및 이의 동작 방법
DE102020134167A1 (de) * 2020-12-18 2022-06-23 Beko Technologies Gmbh Verfahren zur Adresskonfiguration für ein Master/Slave-System
CN112666958B (zh) * 2020-12-29 2023-08-11 西安精密机械研究所 一种水下通用型运载平台uuv配置方案的智能识别方法
CN116414569B (zh) * 2023-06-12 2023-08-11 上海聪链信息科技有限公司 任务处理系统

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6009488A (en) 1997-11-07 1999-12-28 Microlinc, Llc Computer having packet-based interconnect channel
US6275476B1 (en) * 1998-02-19 2001-08-14 Micron Technology, Inc. Method of addressing messages and communications system
US7099318B2 (en) 2001-12-28 2006-08-29 Intel Corporation Communicating message request transaction types between agents in a computer system using multiple message groups
US8133113B2 (en) * 2004-10-04 2012-03-13 Igt Class II/Class III hybrid gaming machine, system and methods
US7712675B2 (en) * 2003-01-15 2010-05-11 Hewlett-Packard Development Company, L.P. Physical items for holding data securely, and methods and apparatus for publishing and reading them
US7791319B2 (en) * 2003-02-21 2010-09-07 Research In Motion Limited Circuit and method of operation for an electrical power supply
US7480808B2 (en) 2004-07-16 2009-01-20 Ati Technologies Ulc Method and apparatus for managing power consumption relating to a differential serial communication link
JP4594761B2 (ja) 2005-02-10 2010-12-08 株式会社東芝 情報処理装置およびその制御方法
FI119530B (fi) 2005-06-10 2008-12-15 Trackway Oy Tuotetunnisteen varmennus
US7949794B2 (en) 2006-11-02 2011-05-24 Intel Corporation PCI express enhancements and extensions
US8185072B2 (en) 2007-03-23 2012-05-22 Intel Corporation Method and apparatus for power reduction for interconnect links
US7908501B2 (en) 2007-03-23 2011-03-15 Silicon Image, Inc. Progressive power control of a multi-port memory device
US20090282256A1 (en) 2008-05-12 2009-11-12 Sony Ericsson Mobile Communications Ab Secure push messages
US8269612B2 (en) 2008-07-10 2012-09-18 Black & Decker Inc. Communication protocol for remotely controlled laser devices
US8218580B2 (en) 2008-07-15 2012-07-10 Intel Corporation Managing timing of a protocol stack
US8352764B2 (en) 2008-09-29 2013-01-08 Intel Corporation Dynamic squelch detection power control
CN102648471B (zh) 2008-11-24 2015-05-27 塞尔蒂卡姆公司 用于基于硬件的安全的系统和方法
US8812878B2 (en) 2009-06-30 2014-08-19 Intel Corporation Limiting false wakeups of computing device components coupled via links
US8275560B2 (en) 2009-09-10 2012-09-25 Intel Corporation Power measurement techniques of a system-on-chip (SOC)
US8489779B2 (en) * 2010-02-09 2013-07-16 Honeywell International Inc. Systems and methods for auto addressing in a control network

Also Published As

Publication number Publication date
US20130346635A1 (en) 2013-12-26
WO2014004186A1 (en) 2014-01-03
TWI516942B (zh) 2016-01-11
TW201413457A (zh) 2014-04-01
US9128811B2 (en) 2015-09-08

Similar Documents

Publication Publication Date Title
BR112014029370A2 (pt) atribuição de endereços a dispositivos em interconexão
BR112014026741A2 (pt) sistema de sequenciamento de solicitação de bloco melhorado para manuseio de sequenciamento de baixa latência
BR112015029848A2 (pt) dispositivo de memória híbrido
BR112017010526A2 (pt) transmissão de conteúdo de mídia
BR112012004052A2 (pt) conjuntos de entropia para máquinas virtuais
BR112016008545A2 (pt) métodos e aparelho para retorno de informação de estado de canal
BR112015000841A8 (pt) método, memória de armazenamento e sistema de identificação e organização de imagem de acordo com um layout sem intervenção do usuário
BR112016028116A8 (pt) Malha de distribuição de dados em gpus escalonáveis
BR112015028870A2 (pt) estruturas fibrosas hidroentrelaçadas
BR112018011973A2 (pt) método e aparelho de configuração para recursos de programação, equipamento de usuário e enodeb
GB2518079A (en) Bad block management mechanism
GB2504411A (en) Shared resource and virtual resource management in a networked environment
BR112014028908A2 (pt) sistema e método para ancoragem sem fio usando um perfil de ancoragem sem fio
BR112017009045A2 (pt) método de acesso de recursos de armazenamento suportado por sr-iov, controlador de armazenamento e dispositivo de armazenamento
BR112015013487A2 (pt) sistema e método para alocar memória para dispositivos de memória diferentes utilizando qualidade de serviço
BR112014009058A2 (pt) método e aparelho para filtrar lista em pedido sem fio
BR112015015230A2 (pt) sistema e processo para abordar generalização em uma rede neural
BR112013031998A2 (pt) transformação de objeto de interface de usuário automática e geração de código
BR112018007395A2 (pt) 2,4-di-hidróxi-nicotinamidas como agonistas de apj
BR112012009650A2 (pt) método e aparelho para alocar recursos em uma rede de comunicação
BR112015016157A2 (pt) método e dispositivo para exibição de ícone dinâmico
GB201212181D0 (en) Debug architecture
BR112017006612A2 (pt) método de transmissão de dados, terminal e estação de base
EP3018118A4 (en) Base generator, base-reactive composition containing said base generator, and base generation method
BR112016014922A2 (pt) Sistema de gerenciamento de sistema de processo, dispositivo de servidor, programa de gerenciamento e método de gerenciamento

Legal Events

Date Code Title Description
B08F Application dismissed because of non-payment of annual fees [chapter 8.6 patent gazette]

Free format text: REFERENTE A 4A ANUIDADE.

B08K Patent lapsed as no evidence of payment of the annual fee has been furnished to inpi [chapter 8.11 patent gazette]