BG49792A1 - Device for controlling the access to common resources of microprocessor z80 and personal computer - Google Patents
Device for controlling the access to common resources of microprocessor z80 and personal computerInfo
- Publication number
- BG49792A1 BG49792A1 BG9078889A BG9078889A BG49792A1 BG 49792 A1 BG49792 A1 BG 49792A1 BG 9078889 A BG9078889 A BG 9078889A BG 9078889 A BG9078889 A BG 9078889A BG 49792 A1 BG49792 A1 BG 49792A1
- Authority
- BG
- Bulgaria
- Prior art keywords
- address
- block
- inputs
- microprocessor
- bus
- Prior art date
Links
Landscapes
- Multi Processors (AREA)
Abstract
The device is used in computing technology and ensures normal uploading of all address areas in the common resource of a dynamic memory with a capacity over 64 kbit. The device contains an arbitrator block (1) for access control to the common dynamic memory (2), control (9) and address (3) bus, input/output highway (4) of the personal computer (5), two address multiplexers (6 and 7) and a multiplexer address bus (8). The control outputs (10) of the microprocessor Z80 (11) are connected to the arbitrator block (1) and to inputs (29 and 30) of the modification block of a junior address bus (28), and the outputs (13, 14, 15, 16 and 17) of the arbitration block (1) are connected respectively to the inputs "reset" and "busreq" of the microprocessor Z80 (11), with the inputs "ras", "cas" and "wr" of the common dynamic memory (2), with the inputs "E" and "S" of the two address multiplexers (6 and 7) and with inputs of the modification block of the junior address bus (28). Output (12) of the arbitration block (1) is connected with the input line "RDY" for readiness of the input/output highway (4); two outputs (23 and 24) are connected to the data buffer (21) and one output (25) for address control - to the multiplexers (6 and 7). The address lines from A8 to A15 (26) of the microprocessor Z80 (11) are connected to the second address multiplexer (7), and address lines from A0 to A8 (27) - to the modification block of junior address bus (28), and the block outputs (31) are connected with the remaining address inputs of the second address multiplexer (7). Through the first bi-directional data bus (20) the microprocessor Z80 (11) is connected to the common dynamic memory (2) and to the data buffer (21), which is connected through a second data bus (22) to input/output highway (4).
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
BG9078889A BG49792A1 (en) | 1989-12-28 | 1989-12-28 | Device for controlling the access to common resources of microprocessor z80 and personal computer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
BG9078889A BG49792A1 (en) | 1989-12-28 | 1989-12-28 | Device for controlling the access to common resources of microprocessor z80 and personal computer |
Publications (1)
Publication Number | Publication Date |
---|---|
BG49792A1 true BG49792A1 (en) | 1992-02-14 |
Family
ID=3922608
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
BG9078889A BG49792A1 (en) | 1989-12-28 | 1989-12-28 | Device for controlling the access to common resources of microprocessor z80 and personal computer |
Country Status (1)
Country | Link |
---|---|
BG (1) | BG49792A1 (en) |
-
1989
- 1989-12-28 BG BG9078889A patent/BG49792A1/en unknown
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5465332A (en) | Selectable 8/16 bit DMA channels for "ISA" bus | |
SE9202182D0 (en) | MIRRORED MEMORY MULTI PROCESSOR SYSTEM | |
SE8405456L (en) | VERY FAST MEMORY AND MEMORY MANAGEMENT SYSTEM | |
KR960025719A (en) | First-in, first-out buffer with adjustable depth and width | |
CA2124031A1 (en) | System Direct Memory Access (DMA) Support Logic for PCI Based Computer System | |
KR970049655A (en) | Direct Memory Access (DMA) Controller | |
DE69903630D1 (en) | MORE PROCESSOR SYSTEM BRIDGE | |
SE8406312L (en) | PRIORITY DISTRIBUTION DEVICE FOR COMPUTERS | |
GB2219111A (en) | Data processing systems with delayed cache write | |
BG49792A1 (en) | Device for controlling the access to common resources of microprocessor z80 and personal computer | |
KR860004360A (en) | Microprocessor Interface Device for Telecommunication System | |
KR980010803A (en) | How to Precharge Output Peripherals for Direct Memory Access Operation | |
JP2946561B2 (en) | Multiprocessor system | |
KR910008416B1 (en) | Circuit for controlling communication among multi-processors using multiport memory | |
KR900006844A (en) | I / O device of operation control device | |
SU1499352A1 (en) | Device for checking operability of computer units | |
KR880011679A (en) | DMA Access Arbitration Device | |
SU868760A1 (en) | Dynamic priority device | |
SU696544A1 (en) | Dynamic storage | |
KR940004729B1 (en) | Interfacing apparatus for 8 bit and 16 bit | |
KR940008559Y1 (en) | I/o memory extend circuit | |
SU807293A1 (en) | Interruption control device | |
JPH0227231U (en) | ||
KR910007400B1 (en) | Interface circuit which combines dam controller | |
JPS56118164A (en) | Processor of video information |