BE822410A - Ensemble de traitement de donnees assurant une traduction dynamique d'adresses - Google Patents

Ensemble de traitement de donnees assurant une traduction dynamique d'adresses

Info

Publication number
BE822410A
BE822410A BE150695A BE150695A BE822410A BE 822410 A BE822410 A BE 822410A BE 150695 A BE150695 A BE 150695A BE 150695 A BE150695 A BE 150695A BE 822410 A BE822410 A BE 822410A
Authority
BE
Belgium
Prior art keywords
addresses
data processing
processing kit
dynamic translation
ensuring dynamic
Prior art date
Application number
BE150695A
Other languages
English (en)
French (fr)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of BE822410A publication Critical patent/BE822410A/xx

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1045—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache
    • G06F12/1063—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache the data cache being concurrently virtually addressed
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0864—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using pseudo-associative means, e.g. set-associative or hashing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Devices For Executing Special Programs (AREA)
BE150695A 1973-11-21 1974-11-20 Ensemble de traitement de donnees assurant une traduction dynamique d'adresses BE822410A (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US418050A US3902163A (en) 1973-11-21 1973-11-21 Buffered virtual storage and data processing system

Publications (1)

Publication Number Publication Date
BE822410A true BE822410A (fr) 1975-03-14

Family

ID=23656475

Family Applications (1)

Application Number Title Priority Date Filing Date
BE150695A BE822410A (fr) 1973-11-21 1974-11-20 Ensemble de traitement de donnees assurant une traduction dynamique d'adresses

Country Status (10)

Country Link
US (1) US3902163A (xx)
JP (1) JPS5325774B2 (xx)
BE (1) BE822410A (xx)
CA (1) CA1026010A (xx)
DE (1) DE2455047C2 (xx)
ES (1) ES432147A1 (xx)
FR (2) FR2251861B1 (xx)
GB (1) GB1487078A (xx)
IT (1) IT1025884B (xx)
NL (1) NL183256C (xx)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2612054A1 (de) * 1975-03-26 1976-10-14 Honeywell Inf Systems Verfahren zur adressentwicklung und prozessor zur durchfuehrung des verfahrens

Families Citing this family (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51115737A (en) * 1975-03-24 1976-10-12 Hitachi Ltd Adress conversion versus control system
FR2323190A1 (fr) * 1975-09-05 1977-04-01 Honeywell Bull Soc Ind Dispositif pour proteger l'information contenue en memoire dans un calculateur numerique
GB1548401A (en) * 1975-10-08 1979-07-11 Plessey Co Ltd Data processing memory space allocation and deallocation arrangements
JPS52130532A (en) * 1976-04-27 1977-11-01 Fujitsu Ltd Address conversion system
US4050094A (en) * 1976-04-30 1977-09-20 International Business Machines Corporation Translator lookahead controls
US4042911A (en) * 1976-04-30 1977-08-16 International Business Machines Corporation Outer and asynchronous storage extension system
US4122530A (en) * 1976-05-25 1978-10-24 Control Data Corporation Data management method and system for random access electron beam memory
JPS52149924A (en) * 1976-06-09 1977-12-13 Hitachi Ltd Address converter
US4099256A (en) * 1976-11-16 1978-07-04 Bell Telephone Laboratories, Incorporated Method and apparatus for establishing, reading, and rapidly clearing a translation table memory
US4096573A (en) * 1977-04-25 1978-06-20 International Business Machines Corporation DLAT Synonym control means for common portions of all address spaces
US4136385A (en) * 1977-03-24 1979-01-23 International Business Machines Corporation Synonym control means for multiple virtual storage systems
FR2400729A1 (fr) * 1977-08-17 1979-03-16 Cii Honeywell Bull Dispositif pour la transformation d'adresses virtuelles en adresses physiques dans un systeme de traitement de donnees
US4453230A (en) * 1977-12-29 1984-06-05 Tokyo Shibaura Electric Co., Ltd. Address conversion system
JPS54161079U (xx) * 1978-04-11 1979-11-10
US4373179A (en) * 1978-06-26 1983-02-08 Fujitsu Limited Dynamic address translation system
US4277826A (en) * 1978-10-23 1981-07-07 Collins Robert W Synchronizing mechanism for page replacement control
JPS5580164A (en) * 1978-12-13 1980-06-17 Fujitsu Ltd Main memory constitution control system
JPS5687282A (en) * 1979-12-14 1981-07-15 Nec Corp Data processor
US4500952A (en) * 1980-05-23 1985-02-19 International Business Machines Corporation Mechanism for control of address translation by a program using a plurality of translation tables
US4482952A (en) * 1980-12-15 1984-11-13 Nippon Electric Co., Ltd. Virtual addressing system using page field comparisons to selectively validate cache buffer data on read main memory data
DE3107632A1 (de) * 1981-02-27 1982-09-16 Siemens AG, 1000 Berlin und 8000 München Verfahren und schaltungsanordnung zur adressierung von adressumsetzungsspeichern
DE3280449T2 (de) * 1981-05-22 1994-05-11 Data General Corp Digitales Datenverarbeitungssystem.
US4821184A (en) * 1981-05-22 1989-04-11 Data General Corporation Universal addressing system for a digital data processing system
US4525780A (en) * 1981-05-22 1985-06-25 Data General Corporation Data processing system having a memory using object-based information and a protection scheme for determining access rights to such information
US4660142A (en) * 1981-05-22 1987-04-21 Data General Corporation Digital data processing system employing an object-based addressing system with a single object table
US4456954A (en) * 1981-06-15 1984-06-26 International Business Machines Corporation Virtual machine system with guest architecture emulation using hardware TLB's for plural level address translations
US4432053A (en) * 1981-06-29 1984-02-14 Burroughs Corporation Address generating apparatus and method
US4453212A (en) * 1981-07-13 1984-06-05 Burroughs Corporation Extended address generating apparatus and method
JPS58147879A (ja) * 1982-02-26 1983-09-02 Toshiba Corp キヤツシユメモリ制御方式
US4926316A (en) * 1982-09-29 1990-05-15 Apple Computer, Inc. Memory management unit with overlapping control for accessing main memory of a digital computer
SE441872B (sv) * 1984-04-06 1985-11-11 Ericsson Telefon Ab L M Anordning for overvakning av ett databehandlingssystem
US4985829A (en) * 1984-07-31 1991-01-15 Texas Instruments Incorporated Cache hierarchy design for use in a memory management unit
JPS6194159A (ja) * 1984-07-31 1986-05-13 テキサス　インスツルメンツ　インコ−ポレイテツド メモリ装置
JPS61166653A (ja) * 1985-01-19 1986-07-28 Panafacom Ltd アドレス変換エラー処理方法
US4780816A (en) * 1986-05-16 1988-10-25 The United States Of America As Represented By The Secretary Of The Army Key-to-address transformations
US4922417A (en) * 1986-10-24 1990-05-01 American Telephone And Telegraph Company Method and apparatus for data hashing using selection from a table of random numbers in combination with folding and bit manipulation of the selected random numbers
US5101341A (en) * 1988-08-25 1992-03-31 Edgcore Technology, Inc. Pipelined system for reducing instruction access time by accumulating predecoded instruction bits a FIFO
JPH0291747A (ja) * 1988-09-29 1990-03-30 Hitachi Ltd 情報処理装置
JPH0760411B2 (ja) * 1989-05-23 1995-06-28 株式会社日立製作所 バッファ記憶制御装置
US5109496A (en) * 1989-09-27 1992-04-28 International Business Machines Corporation Most recently used address translation system with least recently used (LRU) replacement
US5956754A (en) * 1997-03-03 1999-09-21 Data General Corporation Dynamic shared user-mode mapping of shared memory
US6286062B1 (en) 1997-07-01 2001-09-04 Micron Technology, Inc. Pipelined packet-oriented memory system having a unidirectional command and address bus and a bidirectional data bus
US6195734B1 (en) 1997-07-02 2001-02-27 Micron Technology, Inc. System for implementing a graphic address remapping table as a virtual register file in system memory
US7299329B2 (en) 2004-01-29 2007-11-20 Micron Technology, Inc. Dual edge command in DRAM
US7707385B2 (en) * 2004-12-14 2010-04-27 Sony Computer Entertainment Inc. Methods and apparatus for address translation from an external device to a memory of a processor

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3351917A (en) * 1965-02-05 1967-11-07 Burroughs Corp Information storage and retrieval system having a dynamic memory device
US3533075A (en) * 1967-10-19 1970-10-06 Ibm Dynamic address translation unit with look-ahead
US3665487A (en) * 1969-06-05 1972-05-23 Honeywell Inf Systems Storage structure for management control subsystem in multiprogrammed data processing system
UST843614I4 (xx) * 1969-07-22
FR10582E (fr) * 1970-06-29 1909-07-30 Paul Alexis Victor Lerolle Jeu de serrures avec passe-partout
US3693165A (en) * 1971-06-29 1972-09-19 Ibm Parallel addressing of a storage hierarchy in a data processing system using virtual addressing
US3761881A (en) * 1971-06-30 1973-09-25 Ibm Translation storage scheme for virtual memory system
US3723976A (en) * 1972-01-20 1973-03-27 Ibm Memory system with logical and real addressing

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2612054A1 (de) * 1975-03-26 1976-10-14 Honeywell Inf Systems Verfahren zur adressentwicklung und prozessor zur durchfuehrung des verfahrens

Also Published As

Publication number Publication date
JPS5081740A (xx) 1975-07-02
JPS5325774B2 (xx) 1978-07-28
IT1025884B (it) 1978-08-30
US3902163A (en) 1975-08-26
DE2455047C2 (de) 1984-10-18
GB1487078A (en) 1977-09-28
NL183256B (nl) 1988-04-05
DE2455047A1 (de) 1975-05-22
CA1026010A (en) 1978-02-07
NL183256C (nl) 1988-09-01
FR130806A (xx)
NL7415051A (nl) 1975-05-23
ES432147A1 (es) 1976-09-16
FR2251861A1 (xx) 1975-06-13
FR2251861B1 (xx) 1978-06-16

Similar Documents

Publication Publication Date Title
BE822410A (fr) Ensemble de traitement de donnees assurant une traduction dynamique d'adresses
BE758815A (fr) Systeme de traitement d'information presentant des moyens pour la preparation dynamique d'adresses de memoire
BE770072A (fr) Ensemble de rayonnage
BE784986A (fr) Procede de determination quantitative de substances
IT962097B (it) Costruzione di cuscinetti
BE752925A (fr) Terminal d'installation de traitement de donnees
FR2325304A7 (fr) Systeme de traitement de donnees assurant simultanement la prise en charge et l'execution d'une instruction
BE806696A (fr) Horloge d'appareil de traitement de donnees
BE788616A (fr) Solution de traitement lithographique
BE821340A (fr) Montage pour l'introduction et le traitement de donnees
BE745290A (fr) Traducteur d'adresses
BE793420A (fr) Detergent contenant des additifs inhibiteurs de ternissement
BE767794A (fr) Ensemble d'essuie-glace
OA04456A (fr) Emballage-présentoir d'objets.
BE754977A (fr) Appareil pour l'equilibrage dynamique de rotors
BE815536A (fr) Systeme de traitement de l'information
BE756791A (fr) Melanges d'organopolysiloxanes et de chlorure de polyvinyle
IT995654B (it) Incastellatura di cilindri
CH533988A (fr) Préparation d'un inhibiteur de processus pathologiques
IT1027115B (it) Obiettivo apocromaticc di alta de finizione
BE784987A (fr) Procede de determination quantitative de substances
BE785671A (fr) Vis de tolerie
BE755833A (fr) Badernes rotatives d'etrave
BE770361A (fr) Traitement d'une liqueur de chlorure ferreux
ZA717002B (en) Bearings of rotary drums

Legal Events

Date Code Title Description
RE20 Patent expired

Owner name: FUJITSU LTD

Effective date: 19941120

Owner name: AMDAHL CORP.

Effective date: 19941120