AU8888482A - Synchronous data bus - Google Patents

Synchronous data bus

Info

Publication number
AU8888482A
AU8888482A AU88884/82A AU8888482A AU8888482A AU 8888482 A AU8888482 A AU 8888482A AU 88884/82 A AU88884/82 A AU 88884/82A AU 8888482 A AU8888482 A AU 8888482A AU 8888482 A AU8888482 A AU 8888482A
Authority
AU
Australia
Prior art keywords
data bus
synchronous data
synchronous
bus
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
AU88884/82A
Other versions
AU546481B2 (en
Inventor
John B. Clayton
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
EMC Corp
Original Assignee
Data General Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Data General Corp filed Critical Data General Corp
Publication of AU8888482A publication Critical patent/AU8888482A/en
Application granted granted Critical
Publication of AU546481B2 publication Critical patent/AU546481B2/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G06F13/30—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal with priority control
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G06F13/378—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a parallel poll method
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • G06F13/4217—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with synchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Information Transfer Systems (AREA)
AU88884/82A 1981-12-10 1982-09-30 Synchronous data bus Ceased AU546481B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/329,489 US4476527A (en) 1981-12-10 1981-12-10 Synchronous data bus with automatically variable data rate
US329489 1981-12-10

Publications (2)

Publication Number Publication Date
AU8888482A true AU8888482A (en) 1983-06-16
AU546481B2 AU546481B2 (en) 1985-09-05

Family

ID=23285654

Family Applications (1)

Application Number Title Priority Date Filing Date
AU88884/82A Ceased AU546481B2 (en) 1981-12-10 1982-09-30 Synchronous data bus

Country Status (5)

Country Link
US (1) US4476527A (en)
EP (1) EP0081961A3 (en)
JP (1) JPS58127227A (en)
AU (1) AU546481B2 (en)
CA (1) CA1183272A (en)

Families Citing this family (44)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4771378A (en) * 1984-06-19 1988-09-13 Cray Research, Inc. Electrical interface system
US4829421A (en) * 1984-11-05 1989-05-09 S. C. Yuter, J.S.D. Data transfer regulating system for recording data at a varying recording
GB2180126B (en) * 1985-09-03 1989-08-31 Plessey Co Plc Inter-bus system
US4901277A (en) * 1985-09-17 1990-02-13 Codex Corporation Network data flow control technique
EP0321628B1 (en) * 1987-12-23 1992-11-04 International Business Machines Corporation Shared memory interface for a data processing system
US5155735A (en) * 1988-03-31 1992-10-13 Wang Laboratories, Inc. Parity checking apparatus with bus for connecting parity devices and non-parity devices
JPH01292459A (en) * 1988-05-19 1989-11-24 Oki Electric Ind Co Ltd Information processor
JPH01302459A (en) * 1988-05-31 1989-12-06 Toshiba Corp High-speed synchronous system data transferring system
US5283791A (en) * 1988-08-02 1994-02-01 Cray Research Systems, Inc. Error recovery method and apparatus for high performance disk drives
US5218689A (en) * 1988-08-16 1993-06-08 Cray Research, Inc. Single disk emulation interface for an array of asynchronously operating disk drives
JP2804115B2 (en) * 1988-09-19 1998-09-24 株式会社日立製作所 Disk file system
JPH02155002A (en) * 1988-12-07 1990-06-14 Omron Tateisi Electron Co Data transmission system
US5237676A (en) * 1989-01-13 1993-08-17 International Business Machines Corp. High speed data transfer system which adjusts data transfer speed in response to indicated transfer speed capability of connected device
US4941157A (en) * 1989-04-14 1990-07-10 Ncr Corporation Slow peripheral handshake interface circuit
JPH077376B2 (en) * 1989-04-14 1995-01-30 シャープ株式会社 System bus control method
US5220651A (en) * 1989-10-11 1993-06-15 Micral, Inc. Cpu-bus controller for accomplishing transfer operations between a controller and devices coupled to an input/output bus
CA2023998A1 (en) * 1989-11-13 1991-05-14 Thomas F. Lewis Apparatus and method for guaranteeing strobe separation timing
US5278974A (en) * 1989-12-04 1994-01-11 Digital Equipment Corporation Method and apparatus for the dynamic adjustment of data transfer timing to equalize the bandwidths of two buses in a computer system having different bandwidths
JPH04233059A (en) * 1990-06-25 1992-08-21 Internatl Business Mach Corp <Ibm> Information processing apparatus
JP2834293B2 (en) * 1990-08-17 1998-12-09 株式会社日立製作所 How to change the virtual path capacity
FR2671884A1 (en) * 1991-01-17 1992-07-24 Moulinex Sa METHOD FOR ALLOCATING ADDRESSES IN A DOMOTIC NETWORK
US5432944A (en) * 1991-08-05 1995-07-11 Motorola, Inc. Data processing system having a dynamically enabled input synchronizer for selectively minimizing power consumption
ATE185631T1 (en) * 1991-08-16 1999-10-15 Cypress Semiconductor Corp HIGH PERFORMANCE DYNAMIC STORAGE SYSTEM
US5280623A (en) * 1992-03-04 1994-01-18 Sun Microsystems, Inc. Versatile peripheral bus
US5280587A (en) * 1992-03-31 1994-01-18 Vlsi Technology, Inc. Computer system in which a bus controller varies data transfer rate over a bus based on a value of a subset of address bits and on a stored value
US5481675A (en) * 1992-05-12 1996-01-02 International Business Machines Corporation Asynchronous serial communication system for delaying with software dwell time a receiving computer's acknowledgement in order for the transmitting computer to see the acknowledgement
ES2099955T3 (en) * 1992-05-15 1997-06-01 Zenith Data Systems Corp ENHANCED PARALLEL DOOR.
US5559967A (en) * 1993-03-18 1996-09-24 Apple Computer, Inc. Method and apparatus for a dynamic, multi-speed bus architecture in which an exchange of speed messages occurs independent of the data signal transfers
AT401117B (en) * 1993-04-01 1996-06-25 Elin Energieanwendung DEVICE FOR A DIGITAL SIGNAL PROCESSOR BOARD FOR ADAPTING A FAST PROCESSOR TO SLOW COMPONENTS
US5799161A (en) * 1993-06-25 1998-08-25 Intel Corporation Method and apparatus for concurrent data routing
US5664165A (en) * 1995-04-19 1997-09-02 International Business Machines Corporation Generation of a synthetic clock signal in synchronism with a high frequency clock signal and corresponding to a low frequency clock signal
US5802057A (en) * 1995-12-01 1998-09-01 Apple Computer, Inc. Fly-by serial bus arbitration
US5835970A (en) * 1995-12-21 1998-11-10 Cypress Semiconductor Corp. Burst address generator having two modes of operation employing a linear/nonlinear counter using decoded addresses
US6084934A (en) * 1997-03-06 2000-07-04 International Business Machines Corporation Natural throttling of data transfer across asynchronous boundaries
US6965974B1 (en) * 1997-11-14 2005-11-15 Agere Systems Inc. Dynamic partitioning of memory banks among multiple agents
US6006291A (en) * 1997-12-31 1999-12-21 Intel Corporation High-throughput interface between a system memory controller and a peripheral device
US6438159B1 (en) * 1999-02-16 2002-08-20 Maxtor Corporation Method and apparatus for margining error rate of multi-drop data buses
US6591369B1 (en) * 1999-10-01 2003-07-08 Stmicroelectronics, Ltd. System and method for communicating with an integrated circuit
JP2001318879A (en) * 2000-05-11 2001-11-16 Fuji Photo Film Co Ltd Integrated circuit and method for controlling the same
JP2002082813A (en) * 2000-06-26 2002-03-22 Nippon Computer:Kk Program logic device
JP2002041452A (en) * 2000-07-27 2002-02-08 Hitachi Ltd Microprocessor, semiconductor module and data processing system
US7206878B2 (en) * 2003-01-08 2007-04-17 International Business Machines Corporation Voltage level bus protocol for transferring data
WO2006045601A1 (en) * 2004-10-28 2006-05-04 Novo Nordisk A/S A method of, an assembly for and an apparatus for communicating data
US10014937B1 (en) * 2016-03-11 2018-07-03 Juniper Networks, Inc. Timing synchronization and intrusion detection via an optical supervisory channel (OSC)

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3633169A (en) * 1970-05-28 1972-01-04 Raytheon Co Demand access digital-communications system
US3798613A (en) * 1971-10-27 1974-03-19 Ibm Controlling peripheral subsystems
US3909799A (en) * 1973-12-18 1975-09-30 Honeywell Inf Systems Microprogrammable peripheral processing system
JPS50104838A (en) * 1974-01-21 1975-08-19
IT1012440B (en) * 1974-05-16 1977-03-10 Honeywell Inf Systems APPARATUS FOR CONTROL OF THE INPUT AND OUTPUT CHANNELS OF A COMPUTER INFORMATION
US3970997A (en) * 1974-08-29 1976-07-20 Honeywell Information Systems, Inc. High speed peripheral system interface
US3993981A (en) * 1975-06-30 1976-11-23 Honeywell Information Systems, Inc. Apparatus for processing data transfer requests in a data processing system
JPS5228831A (en) * 1975-08-29 1977-03-04 Hitachi Ltd Information processing system
JPS5266346A (en) * 1975-11-29 1977-06-01 Tokyo Electric Co Ltd Synch. clock control of microcomputer system
US4228496A (en) * 1976-09-07 1980-10-14 Tandem Computers Incorporated Multiprocessor system
GB1574468A (en) * 1976-09-30 1980-09-10 Burroughs Corp Input-output subsystem in a digital data processing system
US4112490A (en) * 1976-11-24 1978-09-05 Intel Corporation Data transfer control apparatus and method
GB2008293B (en) * 1977-10-25 1982-05-06 Digital Equipment Corp Data processing system with read operation splitting
JPS5464941A (en) * 1977-11-01 1979-05-25 Fuji Electric Co Ltd Weight generator circuit
US4363094A (en) * 1977-12-29 1982-12-07 M/A-COM DDC, Inc. Communications processor
DK157954C (en) * 1978-01-23 1990-08-13 Data General Corp DATA PROCESSING SYSTEM WITH DIRECT STORAGE ACCESS
US4246637A (en) * 1978-06-26 1981-01-20 International Business Machines Corporation Data processor input/output controller
US4232366A (en) * 1978-10-25 1980-11-04 Digital Equipment Corporation Bus for a data processing system with overlapped sequences
AU541189B2 (en) * 1980-02-11 1984-12-20 Data General Corporation Data processing system

Also Published As

Publication number Publication date
CA1183272A (en) 1985-02-26
JPH0554144B2 (en) 1993-08-11
EP0081961A2 (en) 1983-06-22
AU546481B2 (en) 1985-09-05
US4476527A (en) 1984-10-09
EP0081961A3 (en) 1985-05-22
JPS58127227A (en) 1983-07-29

Similar Documents

Publication Publication Date Title
AU546481B2 (en) Synchronous data bus
AU534660B2 (en) Data bus interface
AU575521B2 (en) Synchronous data received
AU568364B2 (en) Starting inverter-motor system
AU6945981A (en) Bus interface
JPS57179819A (en) Bus system
AU558251B2 (en) Micro computer system
DE3275049D1 (en) Asynchronous data bus system
AU535717B2 (en) Computer system
AU574737B2 (en) Parallel bus operation
AU550006B2 (en) Digital computer system
AU531893B2 (en) d
AU546278B2 (en) Spectroanalytical system
AU549497B2 (en) Computer system
DE3265361D1 (en) Bus system
AU546325B2 (en) Memory
AU553726B2 (en) Digital computer
AU8742682A (en) Combining sub-system outputs
AU8694882A (en) Busbar arrangement
AU8073682A (en) N6-w-aminoalkyl adenosines
JPS5516592A (en) Synchronous time division data bus system
AU1331383A (en) Clothing data system
AU583564B2 (en) Dual bus system
DE3275798D1 (en) Bus system
AU527217B2 (en) d