AU8015294A - Digital circuits exhibiting reduced power consumption - Google Patents
Digital circuits exhibiting reduced power consumptionInfo
- Publication number
- AU8015294A AU8015294A AU80152/94A AU8015294A AU8015294A AU 8015294 A AU8015294 A AU 8015294A AU 80152/94 A AU80152/94 A AU 80152/94A AU 8015294 A AU8015294 A AU 8015294A AU 8015294 A AU8015294 A AU 8015294A
- Authority
- AU
- Australia
- Prior art keywords
- power consumption
- reduced power
- digital circuits
- exhibiting reduced
- circuits exhibiting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356104—Bistable circuits using complementary field-effect transistors
- H03K3/356113—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit
- H03K3/356147—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit using pass gates
- H03K3/356156—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit using pass gates with synchronous operation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
- H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/096—Synchronous circuits, i.e. using clock signals
- H03K19/0963—Synchronous circuits, i.e. using clock signals using transistors of complementary type
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/021—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of more than one type of element or means, e.g. BIMOS, composite devices such as IGBT
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356017—Bistable circuits using additional transistors in the input circuit
- H03K3/356052—Bistable circuits using additional transistors in the input circuit using pass gates
- H03K3/35606—Bistable circuits using additional transistors in the input circuit using pass gates with synchronous operation
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/US1994/011520 WO1996011530A1 (en) | 1994-10-11 | 1994-10-11 | Digital circuits exhibiting reduced power consumption |
Publications (1)
Publication Number | Publication Date |
---|---|
AU8015294A true AU8015294A (en) | 1996-05-02 |
Family
ID=22243099
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AU80152/94A Abandoned AU8015294A (en) | 1994-10-11 | 1994-10-11 | Digital circuits exhibiting reduced power consumption |
Country Status (2)
Country | Link |
---|---|
AU (1) | AU8015294A (en) |
WO (1) | WO1996011530A1 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5789956A (en) * | 1995-05-26 | 1998-08-04 | Texas Instruments Incorporated | Low power flip-flop |
US9281820B2 (en) | 2013-03-01 | 2016-03-08 | Raytheon Company | Minimizing power consumption in asynchronous dataflow architectures |
US8836372B1 (en) | 2013-03-01 | 2014-09-16 | Raytheon Company | Minimizing power consumption in asynchronous dataflow architectures |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6018892A (en) * | 1983-07-12 | 1985-01-30 | Sharp Corp | Semiconductor decoding circuit |
US4570084A (en) * | 1983-11-21 | 1986-02-11 | International Business Machines Corporation | Clocked differential cascode voltage switch logic systems |
US4935646A (en) * | 1989-02-22 | 1990-06-19 | International Business Machines Corporation | Fully static CMOS cascode voltage switch logic systems |
US5332934A (en) * | 1993-01-04 | 1994-07-26 | Masashi Hashimoto | Small to full swing conversion circuit |
-
1994
- 1994-10-11 AU AU80152/94A patent/AU8015294A/en not_active Abandoned
- 1994-10-11 WO PCT/US1994/011520 patent/WO1996011530A1/en active Application Filing
Also Published As
Publication number | Publication date |
---|---|
WO1996011530A1 (en) | 1996-04-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU1775199A (en) | Logic circuit | |
EP0726696A3 (en) | Power factor circuit | |
AU3787695A (en) | Circuit elements mounting | |
AU1716395A (en) | Nutritional composition | |
AU4668396A (en) | Integrated circuit | |
AUPM657794A0 (en) | Copper converting | |
EP0680148A3 (en) | Low power clock circuit. | |
AU5481198A (en) | Output buffer circuit | |
AU2934699A (en) | Demoludator circuits | |
AU5302396A (en) | Power supply circuit and corresponding mounting configuration | |
EP0700181A3 (en) | Synchronisation circuit | |
GB9619786D0 (en) | Drive circuit | |
EP0793342A3 (en) | Flip-Flop Circuit | |
AU1356895A (en) | Circuit breaker | |
AU2542895A (en) | Power factor correcting circuit | |
GB9623555D0 (en) | Differential output circuit | |
EP0817272A3 (en) | Integrated circuit | |
EP0829966A4 (en) | Output circuit | |
AU4585897A (en) | Power supply circuit | |
AU7116596A (en) | Solid-state high voltage crowbar circuit | |
EP0845172A4 (en) | Oscillator-transmitter with shared output circuit | |
AU8015294A (en) | Digital circuits exhibiting reduced power consumption | |
AU1825695A (en) | Switching circuit | |
AU6914196A (en) | Gatable level-pulling circuit | |
AU4717597A (en) | Inverter circuits |