AU754660B2 - Digital current differential system - Google Patents

Digital current differential system Download PDF

Info

Publication number
AU754660B2
AU754660B2 AU65422/00A AU6542200A AU754660B2 AU 754660 B2 AU754660 B2 AU 754660B2 AU 65422/00 A AU65422/00 A AU 65422/00A AU 6542200 A AU6542200 A AU 6542200A AU 754660 B2 AU754660 B2 AU 754660B2
Authority
AU
Australia
Prior art keywords
current
phase
samples
sum
real
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
AU65422/00A
Other versions
AU6542200A (en
Inventor
Mark Gerard Adamiak
George Edmund Alexander
William James Premerlani
Emilie Saulnier
Birsen Yazici
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
General Electric Co
Original Assignee
General Electric Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by General Electric Co filed Critical General Electric Co
Priority to AU65422/00A priority Critical patent/AU754660B2/en
Publication of AU6542200A publication Critical patent/AU6542200A/en
Application granted granted Critical
Publication of AU754660B2 publication Critical patent/AU754660B2/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Landscapes

  • Emergency Protection Circuit Devices (AREA)

Description

Our Ref:7532920 P/00/011 Regulation 3:2
AUSTRALIA
Patents Act 1990
ORIGINAL
COMPLETE SPECIFICATION STANDARD PATENT .0.0 0 .00.
0:.0.
0.00 0 0 0 Applicant(s): General Electric Company 1 River Road Schenectady New York 12345 United States of America DAVIES COLLISON CAVE Patent Trade Mark Attorneys Level 10, 10 Barrack Street SYDNEY NSW 2000 Digital current differential system Address for Service: Invention Title: The following statement is a full description of this invention, including the best method of performing it known to me:- 5020 -1 DIGITAL CURRENT DIFFERENTIAL SYSTEM
BACKGROUND
High speed detection of faults on multi-terminal power system transmission lines has been attempted by using digital current differential measurements.
Differential techniques rely on the fact that, under normal conditions for each phase, the sum of currents entering *o.'terminals equals the charging current for that phase. In one "":conventional digital differential current system, the procedure is to compare individual samples or use a onecycle window, use a conventional dual slope operaterestraint characteristic, and compensate for line charging.
This system is not flexible enough to operate in both high and low bandwidth communication channels. Additionally, the sensitivity of this system is low because conventional operate-restraint characteristics are not adaptive. In another conventional digital differential current system, charges are calculated at both ends of a two terminal oooo system by integrating respective current signals and are then compared. This system has sensitivity limitations and works only for two terminal embodiments.
Many power system monitoring, protection, and control functions could be performed more efficiently and accurately if power system digital measurements at multiple locations were synchronized. Generally such measurements are only somewhat synchronized because of difficulty in accurately synchronizing sampling clocks physically separated by large distances. Conventional uses of digital communications to synchronize sampling clocks at remote locations have accuracies limited by uncertainties in the message delivery time. In particular, -2digital communications can have different delays in different directions between a pair of locations which lead to an error in clock synchronization.
Variable size data windows in power system protection devices have generally been avoided because of the associated complexity, computational burden, and communications requirements. Where variable size data windows have been implemented, a different set of S" weighting functions is used for each data window. When the data window changes size, recalculations are then required .for all the samples in the data window.
"Conventional power system impedance relays, including electromechanical, solid state, and digital relays, typically detect faults by calculating an effective 15 impedance from voltage and current measurements. When the effective impedance falls within a certain range, a fault is declared. For a first zone relay, the range is typically set for less than 85-90% of the total line length impedance to allow for uncertainties in the underlying measurements of power system quantities. The actual uncertainties vary with time. Conventional impedance relays do not recognize the time varying quality of the underlying measurements, and thus sensitivity and security can be compromised.
Inherent uncertainties exist in estimating fundamental power frequency voltages and currents from digitized samples and arise from a number of sources, including, for example, power system noise, transients, sensor gain, phase and saturation error, and sampling clock error. Conventional practice is to account for these errors during system design by estimating the worst case and including enough margin to allow for the errors. The conventional procedure does not take into account the time P:\WPDOCS\LMB\LeU r Millr\Spei6cations\7532920 spci.doc-24/09/02 -3varying nature of the errors. Other procedures to determine the sum of the squares are computationally intensive.
The standard method for providing transformer current differential protection is to develop restraint and operate signals from measured transformer currents from each winding, and to use a discrete Fourier transform (DFT) or a fast Fourier transform (FFT) to calculate various harmonics. The operate signal is usually calculated based on the principle that the sum of the ampere turns approximately equals the magnetising current and is thus calculated as the algebraic sum of the ampere turns for each winding. The restraint signal is usually based on the fundamental frequency current or a weighted sum of the fundamental frequency current and selected harmonics to factor magnetising inrush and "overexcitation.
According to one aspect of the present invention there is provided a method of 15 detecting faults in a distance relay having a predetermined line impedance, the method including: measuring phase current samples at the terminal; measuring phase voltage samples at the terminal; 0 using the phase current and voltage samples of calculate an effective impedance; 20 calculating a normalized deviation in a nominal reach of the distance relay using the phase current and voltage samples; multiplying the normalized deviation by a confidence interval factor; subtracting the multiplied normalized deviation from one to obtain an adjustment factor; multiplying the nominal reach by the adjustment factor to obtain an adjusted reach; multiplying the adjusted reach by the predetermined line impedance to obtain an adjusted impedance; and comparing the effective impedance to the adjusted impedance.
I> FI P:\WPDOCS\LMB\Lster MilIOSpecifications\7532920 sp i.doc-24/09/02 -3A- According to another aspect of the present invention there is provided a method of synchronizing sampling clocks at multiple terminals, the method including: measuring phase current samples at each terminal; determining a positive sequence current sample at each terminal from the phase current samples; determining necessary phase angle corrections from the positive sequence current samples; filtering phase angles to slowly adjust the sampling clocks toward zero.
According to a further aspect of the present invention there is provided a system for detecting faults in a distance relay having a predetermined line impedance, the system :including: current sensors for measuring phase current samples at a terminal; 15 voltage sensors for measuring phase voltage samples at the terminal; and a computer for using the phase current and voltage samples to calculate an effective impedance; calculating a normalized deviation in a nominal reach of the distance relay using the phase current and voltage samples; S* 20 multiplying the normalized deviation by a confidence interval factor; subtracting the multiplied normalized deviation from one to obtain an adjustment factor; multiplying the nominal reach by the adjustment factor to obtain an adjusted reach; multiplying the adjusted reach by the predetermined line impedance to obtain an adjusted impedance; and comparing the effective impedance to the adjusted impedance.
According to a still further aspect of the present invention there is provided a system for synchronising sampling clocks at multiple terminals, the system including: current sensors for measuring phase current samples at each terminal; and a computer for P:\WPflOCS\LMB\Lcgs il Ma\p~iffkti=~S\7S32920 spoidm-c24/09/02 3B determining a positive sequence current sample at each terminal from the phase current samples; determining necessary phase angle corrections from the positive sequence current samples; and filtering phase angles to slowly adjust the sampling clocks toward zero.
It would also be desirable to have methods for synchronising power system measurements at multiple locations; for calculating the fundamental power system frequency component of voltages and currents from digital data samples over a variable size data window; for calculating uncertainties from power system quantity measurements in such a manner that a reach (the setting of a distance relay) is continuously adapted to the quality of the measurements; and for determining the uncertainty in fundamental power system frequency measurements of voltages and currents by estimating the errors on-line from *.o 4 available information in a way that tracks the time-varying nature of the errors.
In the present invention, current measurements are transmitted by a data consolidation of a partial sum of the terms used in a discrete Fourier transform (DFT) and the required digital communications bandwidth is thereby o reduced; an adaptive restraint region is automatically .adjusted using statistical principles to reflect the confidence in current measurements during changing system 10 conditions; and sampling synchronization can be achieved by analyzing data in the measured currents.
Data consolidation involves the extraction of appropriate parameters to be transmitted from raw samples of transmission line phase currents. Data consolidation can be used -to achieve a balance between transient response and bandwidth requirements. Cc:nsolidation is possible along two dimensions: time and phase. Time consolidation combines a time sequence of samples to reduce the required bandwidth. Phase consolidation combines information from 20 the three phases and the neutral. Phase consolidation is generally not used in digital systems wherein detection of which phase is faulted is desired. Time consolidation reduces communications bandwidth requirements and improves security by eliminating the possibility of falsely interpreting a single corrupted data sample as a fault. The present invention *includes a new consolidation technique called "phaselets." Phaselets are partial sums of terms of a complete phasor calculation. Phaselets can be combined into phasors over any time window that is aligned with an integral number of phaselets. The number of phaselets that must be transmitted per cycle per phase is the number of samples per cycle divided by the number of samples per phaselet.
5 A restraint characteristic is the decision boundary between conditions that are declared to be a fault and those that are not. The present invention includes an adaptive decision process based on on-line calculation of the sources of measurement error to create an elliptical restraint region having a variable major axis, minor axis, and orientation. Parameters of the ellipse vary with time to take advantage of the accuracy of the current measurements.
With respect to synchronization, the conventional :technique, as described in Mills, "Internet Time Synchronization: The Network Time Protocol," IEEE Transactions on Communications, vol. 39, no. 10, October 1991, pages 1482-93, is a "ping-pong" technique which uses round trip time tag messages to synchronize clocks which calculate the communications delays. A limitation of the ping-pong technique is that the difference between the *delays in each direction between two terminals cannot be determined. The present invention includes a new technique 20 for compensating for this uncertainty in the case of two or oe* three terminal transmission lines by using information in the measured currents and digital communication. In this manner, measurement of magnitude and phase angle of power system voltages and currents at multiple locations can be performed on a common time reference. When four or more terminals are used, the conventional ping-pong technique is used.
BRIEF DESCRIPTION OF THE
DRAWINGS
The features of the invention believed to be novel are set forth with particularity in the appended claims. The invention itself, however, both as to organization and -6method of operation, together with further objects and advantages thereof, may best be understood by reference to the following description taken in conjunction with the accompanying drawings, where like numerals represent like components, in which: FIG. 1 is a block diagram of one transmission line protection embodiment of the present invention.
FIG. 2 is a block diagram of another transmission line protection embodiment of the present invention.
10 FIG. 3a is a circuit diagram of a two-terminal, single phase, equivalent line charging model.
FIG. 3b illustrates a three phase charge compensation model for a terminal.
FIG. 4 is a graph of a fitted sign wave and the sum of the squares of the errors between the measured data samples and the fitted sign wave with respect to time.
FIG. 5 is a circuit diagram of a distance relay.
FIG. 6 is a block diagram of a transformer protection embodiment of the present invention.
DETAILED DESCRIPTION Two types of architecture can be used in the present invention: master-remote and peer-peer. Furthermore, breaker-and-a-half configurations can be used for either type of architecture, if desired.
In the master-remote embodiment 10, as shown in FIG. 1, a single master device 12 (having a clock 12a) at a terminal 30 maintains synchronization of remote clocks 14a, 16a, and 18a at remote devices 14, 16, and 18 of terminals 24, 26, and 28, respectively, receives current measurement from the remote devices as well as local current, and identifies fault conditions on power line Remote devices measure terminal currents using current -7sensors 32, 34, 36, and 38 for each phase, convert samples to phaselets, and communicate phaselet information and measurement uncertainty information with the master device along communication lines 22a, 22b, 22c, 22d, 22e, and 22f. Preferably two communication lines are present between each remote device and the master device for communication redundancy purposes. In addition to a respective current sensor, each terminal 30, 24, 26, and 28 also includes, among other components, a respective circuit 10 breaker 30a, 24a, 26a, and 28a and a respective bus 24b, 26b, and 28b.
The master device can be physically situated anywhere in the power system. To minimize round trip *.communication delays, a preferred location is central to all ends of the transmission line. The master can be located near one terminal, for example. A remote device is 'situated at each terminal. In the case of a co-located master and remote, as shown, the functions can be combined into a single device 12.
20 In the peer-peer embodiment, as shown in FIG. 2, a plurality of terminals 46, 48, and 50 (each including respective circuit breakers 46a, 48a, and 50a and respective buses 46b, 48b, and 50b) have power lines 58 monitored by current sensors 52, 54, and 56 of peers 42, and 44, respectively. Each peer has communication lines (shown as 60a, 60b, and 60c) extending to at least some of the other peers and is adapted to perform current analysis in a manner similar to that of the master embodiment discussed above. A single communication line between each pair of peers is sufficient. Not every pair of peers requires a communication line therebetween, especially in the case of four or more terminals. The 8 communication lines should be chosen so that the system is operable even if one of the lines fails.
At each terminal of FIG. 1 or FIG. 2, the three phase currents are sampled a number of times per cycle. If desired, ground current can be derived from phase currents at the master or peer. Rough synchronization can be maintained by use of the ping-pong messaging technique.
For two and three terminal systems, more accurate synchronization can be accomplished by examining the sum 10 of the current phasors.
Decaying offset can be removed from each phase measurement using a digital simulation of a circuit commonly referred to as a "mimic circuit," which is based on the differential equation of the inductive circuit which g. enerates the offset. Then phaselets are calculated at each terminal for each phase of the current (or, if decaying offset has been removed, from output signals of the mimic calculation), and the sum of the squares of the raw data samples is calculated for each phase.
20 Phaselets are combined into phasors, and ground current can be reconstructed from phase information if desired. An elliptical restraint region is determined by combining sources of measurement error. When a disturbance is detected, the variable size calculation window is readjusted to leave out pre-fault current measurements from the phasor determination.
A fault is indicated by the detection of a disturbance and by the sum of the current phasors falling outside of the elliptical restraint region. The statistical distance from the phasor to the restraint region can be an indication of the severity of the fault. To provide speed of response that is commensurate with fault severity, the distance can be filtered using a single pole low pass filter of about -9hertz, for example. For mild faults, filtering improves measurement precision at the expense of a slight delay on the order of one cycle. Severe faults can be detected within a single phaselet.
Whenever the sum of phasors falls within the elliptical restraint region, the system assumes there is no fault, and uses whatever information is available for fine adjustment of the clocks.
.Time synchronization 10 In addition to being important for multi-terminal transmission lines, time synchronization is important in "many other applications such as power relays, determinations of sequences of events, economic power dispatch, and any other situation requiring synchronization of clocks. The synchronization technique discussed herein can be applied to synchronize clocks at the terminals of a two or a three terminal system by examining the sum of the positive sequence currents measured at the terminals. In some situations, larger collections of clocks can then be 20 synchronized by taking advantage of the fact that clocks at ""*the same location can share data and be synchronized.
Synchronization errors show up as phase angle and transient errors in phasor measurements at the terminal. Phase angle errors occur when identical currents produce phasors with different phase angles, and transient errors occur when currents change at the same time and the effect is observed at different times at different measurement points.
For systems having four more terminals as well as systems having two or three terminals under conditions where no current is flowing, the conventional ping-pong technique will be used. The amount of time synchronization error in the ping-pong procedure depends on factors including the stability of the local clocks, how often the 10 ping-pong is executed, and differential channel delay. The ping-pong must be executed often enough to compensate for drifts in the local clocks. A small amount of channel delay itself is not critical (mainly affecting only system transient response) provided that the channel delay is the same in each direction between terminals. If the channel delay is not the same, the difference between the delays causes a differential error between the clocks being synchronized over the restraint boundary and reduces the 10 system sensitivity. Thus, in the case of four or more terminals, the differential delay should be specified and controlled to achieve design goals.
In the case of two or three terminals, additional information is extracted from the current phasors to determine phase angle errors. The basis for synchronizing clocks at the termination points of a transmission line is that, according to fundamental circuit theory laws, the sum of the positive sequence currents is equal to the positive sequence charging current for the transmission lines. The S 20 positive sequence charging current can be calculated from measured voltages. Inequalities are attributable to errors in the magnitudes and/or phase angles of the estimates of the positive sequence currents. In the case of a two or a three terminal transmission line, -phase angle errors, which depend on synchronization errors, can be determined approximately for each terminal.
Data sampling can additionally be synchronized to the power system frequency to eliminate the error effects of asynchronous sampling. Terminal clocks are phase locked with each other and frequency locked to the power system.
The basic method of frequency locking is to calculate frequency deviation from the apparent rotation of phasors in the complex plane and adjust the sampling frequency 11 accordingly. This calculation occurs in the master terminal for a master-remote architecture and in all terminals that serve as time and frequency references for a peer-to-peer architecture. The rotational rate of phasors is equal to the difference between the power system frequency and the ratio of the sampling frequency divided by the number of samples per cycle. This difference is used to correct the sampling clocks to synchronize the sampling with the power system frequency. The correction is calculated once per 10 power system cycle. For conciseness, a phasor notation is :used as follows: 2 1(n) PhasorReal. j Phasorlmaginary,, 7(n) for phase a from the kth terminal at time step n, *oo 600 7(n) for phase b from the kth terminal at time step n, l, T(n) for phase c from the kth terminal at time step n.
The positive sequence current can then be calculated for each terminal by the following equation: 1 3 e I e wherein n is the sample number at the kth terminal of the transmission line.
The contribution of charging currents can be removed at each respective terminal by subtraction. FIG. 3a illustrates a two-terminal, positive sequence, equivalent line charging model, and FIG. 3b illustrates the three phase charge compensation model for a terminal.
12 In the case of a power system transmnission line having line resistance 66 and inductance 68, the sum of the currents entering terminals 70 and 72 is not exactly zero because of the capacitive charging current for the line. For short transmission lines, the charging current can be treated as an unknown error. In these embodiments, no voltage sensors are needed, and line charging current is included as a constant term in the total variance (discussed *with respect to equation 37 below), thereby increasing the 10o restraint of the system to compensate for the line charging current.
For long transmission lines, the charging current can become significant and compromise the sensitivity of the differential algorithm, so charging current compensation 15 using voltage measurements is beneficial. One technique for such compensation is to subtract a C dv/dt term- (capacitance 62 or 64 multiplied by the change in voltage over time) from the measured current at each terminal of the system. This technique provides compensation of the capacitive current at both the fundamental power system frequency and some of the frequencies of the transient response of the transmission line. The fine details of traveling waves on the transmission line are not compensated for, and they contribute to the restraint by increasing the sum of the squares of the errors in the data samples. Although a model for compensation for a two terminal system is shown, the model can be extended to accommodate any number of terminals.
When three phase models are used, as shown in FIG.
3b, both phase to phase capacitance (Cpp) and phase to ground capacitance (Cpg) must be analyzed. In terms of zero sequence and positive sequence capacitance, Cpg and Cpp are given by Cpg Czero (zero sequence capacitance) and 13 Cpp 1/3 Cplus (positive sequence capacitance) minus 1/3 Czero. The compensation technique for each phase can use data from all three phases. For example, the compensation for phase can be provided by Cpg dVa/dt Cpp*(2*dVa/dt dVb/dt dVc/dt), wherein Va, Vb, and Vc are phase voltages. Another equivalent expression for the phase charging current is Cplus (dVa/dt dVo/dt) SCzero dVo/dt, wherein Vo is the zero sequence voltage.
For some very long lines, the distributed nature of the 10 lines lead to the classical transmission line equations, which can be solved for voltage and current profiles along the line. The compensation model uses the effective positive and zero sequence capacitance seen at the terminals of the line.
15 In some applications with long transmission lines, shunt reactors can be used to provide some of the charging current required by the line. The shunt reactors reduce the amount of charging current seen by the differential system at the fundamental power system frequency. Additionally, the shunt reactors interact with the charging capacitance to introduce additional frequency components in the transient response of the transmission line. In one embodiment, the protection charging compensation is set to equal the residual charging current (the difference of capacitive and inductive reactance) at the fundamental power system frequency. The inductor current can be effectively "removed" from the circuit via a current transformer connection (not shown).
The basic procedure for achieving improved phase synchronism is to make small adjustments in the sampling clocks to drive the sum of current phasors toward zero.
Because synchronization error affects all three phases, 14 these adjustments can be based on positive sequence currents.
In the case of a two terminal system, the clock phase angle corrections 2 are calculated from the positive sequence currents as follows: .arctan real(l,, and .1 0 It is possible to use a four quadrant arc tangent, in which case the minus signs are needed on the imaginary and real part as shown.
In the case of a three terminal system, the 15 corrections are approximated by the following equations: real((Y.,(n) .imag(i, P l 7-.3 (9) real(( 2 imag(,, 3 7i 2 3 mag(I,, 2 The phase angle corrections are filtered to slowly adjust the clocks at each terminal until the phase angle corrections are driven toward zero in a closed loop technique. This adjustment of the phase angles can occur 15 either by itself or in combination with the frequency synchronization technique discussed below.
For each terminal, a quantity can be derived from the positive sequence current (with or without removal of the charging current depending on the application) that is indicative of the amount of rotation from one cycle to the next by calculating the product of the positive sequence current and the complex conjugate of the positive sequence current from the previous cycle: (11) Deviation I The angle of the deviation phasor per cycle for each terminal is proportional to the frequency deviation at that 15 terminal, as discussed in commonly assigned Premerlani, U.S. Pat. No. 4,715,000, issued Dec. 22, 1987. Because the clock synchronization method maintains frequency synchronism, the frequency deviation is the same for each terminal. Therefore, the deviation phasors from all of the terminals can be added to obtain a net deviation phasor for the system: AvT (1 2) Deviation(n) Deviation, k-I wherein NT is the number of terminals. The deviation phasors are filtered to reduce the effects of noise and control the transient behavior of the adaptation process.
Then the sampling deviation frequency is calculated from the filtered deviation phasor Deviationf(n): (13) f imag(Deviationf(n) arctan real(Deviationf(n))) 16 wherein Af is the frequency deviation and fo is the nominal frequency. A four quadrant arc tangent can be calculated by taking the imaginary and the real part of the deviation separately for the two arguments of the four quadrant arc tangent. The sampling clocks of the terminals can be adjusted to drive the sampling frequency deviation toward zero.
*o* o *o o 17 Data consolidation The fundamental power system frequency voltages and currents are calculated from digitized samples of voltages and currents with a minimized computational burden and a data window which can have variable sizes. In applications requiring the communication of voltage and current information, the method is particularly efficient with respect to communication bandwidth requirements. This invention can be used in digital devices that measure 10 fundamental frequency voltage or current components.
The data compression minimizes the sum of the squares of the errors between data samples and a sinusoidal waveform that best approximates the data samples. In the case of a fixed size data window that is an integral 15 multiple of a half cycle, a discrete Fourier transform (DFT) which can be modified for use according to the present invention. For a variable size data window, a modified DFT presents problems such as the calculation of a complex amplitude from a weighted sum of the data samples when the weights of individual samples depend on the width of the data window, as well as the accompanying bandwidth requirements.
The uphaselet" technique of the present invention partitions the calculation into two processes. The first process is a calculation of partial sums of the data samples multiplied by one cycle weights. The second process is a summation of the partial sums over the width of the desired data window and a correction for distortion caused by the one cycle weights.
The partial sums (phaselets) are calculated by multiplying each data sample by a corresponding complex factor that does not depend on the data window, and then adding the results over several data cycles. In applications 18 requiring communications of complex amplitudes, phaselets are communicated as they are calculated. The number of samples in a phaselet can be selected to achieve whatever compromise is desired between communications bandwidth requirements and transient response. A large number of samples per phaselet reduces communications bandwidth.
A
small number of samples per phaselet reduces transient response.
Phaselets are converted into complex amplitudes over 10 any size data window by adding the phaselets in that window and multiplying by precalculated factors for that particular window.
More specifically, a phaselet is a portion of the sine and cosine weighted sum of data samples. Over a half cycle, 15 a phasor is calculated from phaselets by simply adding o phaselets and multiplying by 4/N. For window sizes other than a half cycle or multiple of a half cycle, a phasor is calculated by adding phaselets over the window and then multiplying a normalization two-by-two real matrix by the real and imaginary portions of the sum of phaselets.
Phasors are represented as real and imaginary components. The real component represents the cos(cot) term, and the imaginary components represent minus the sin(o)t) term. The convention used herein is to represent all phasor quantities as peak values. To convert to rms, divide by the square root of two.
In the following equations, all indexes in summations increment by 1 from the lower limit of the summation up to an including the upper limit. Counting of samples, phaselets, and cycles starts from 1, which is assumed to be the time reference t=0. The arguments of the cosine and sine functions are offset by 1/2 the sampling angle. The first coefficient, for time t=0, integer index count 1, 19 is for a phase angle of 1/2 the sampling angle. Sampling occurs at the rate of N samples per cycle, where the choice of N depends on the particular application. Phaselets are calculated every P data samples, where the choice of P depends on the application requirements. Phasors are updated whenever new phaselets are available. In the case of a 1/2 cycle sliding window, a fixed number of phaselets are added to produce a phasor. When a variable window is used, the number of phaselets is proportional to the window 10 size.
A phaselet is a sum of sine and cosine weighted samples over a fraction of a cycle. An appropriate way to extract 16 phasor values per cycle from 64 samples per cycle is to first calculate sine and cosine weighted sums of 15 groups of 4 samples per group. A DFT over a 1/2 cycle could be calculated by adding phaselets over the 1/2 cycle and multiplying by a suitable factor. For other size windows, a DFT is calculated by adding phasors and multiplying by an appropriate matrix that depends on the width and phase angle of the window.
Phaselets are calculated as follows: (14) PhaseletReal, cos k and k-p P-P+1 N 2 (15) Phaseledmaginary, I sin k- x, N 2 wherein PhaseletRealp the real part of the pth phaselet for signal x, Phaseletimaginaryp the imaginary part of the pth phaselet for x, p phaselet index; there are N/P phaselets per cycle, P number of samples per phaselet, 20 N number of samples per cycle, Xk kth sample of signal x, taken at N samples per cycle.
The argument to the cosine and sine function in equations 14 and 15 is offset by 1/2 the sampling angle for simplifying the calculation of the matrices needed to convert phaselets into phasors and simplifying an optional process for correcting for a small error in the sampling frequency.
10 Various numbers of phaselets can be combined to form a sliding window DFT. For a 1/2 cycle DFT, for example, the process for calculating phasors from phaselets is adding phaselets and multiplying by 4/N: .4
'I
15 (16) PhasorReal PhaseletReal and 4 PhaseletReala 2-P (17) Phasorlmaginary, Phaseletmaginary, wherein n represents the phasor index (there are N/P phasors per cycle).
It is possible to perform the sums recursively in fixed point arithmetic without fear of accumulated round off errors, provided that the multiplications are performed on a sample by sample basis. After initialization, the sums at one value of n are calculated from the previous sums by adding the newest terms of the new sums and subtracting the oldest terms of the old sums.
Converting phaselets into phasors can also be done for other window sizes by adding phaselets and then 21 multiplying by a phaselet transformation matrix. First the phaselets are added together over the desired window: (1 8) PhasorSumReal. PhaseletRealp, and pan--W., (1 9) PhasorSummaginary. Phasele:Jmaginaryp *Pon-W+I wherein W window size in samples, and W/P is window size in phaselets.
1D Optionally, these sums can be calculated recursively.
As discussed above, the sums at one value of n can be calculated from the previous sums by adding the newest terms of the new sums and subtracting the oldest terms of the old sums. Sums are then converted into phasors; by 15 multiplying by the following matrix: UPhasorReal. iFTRR W) TN,(n, PhaseledumReal.
Phasordmaginaryj W) W) J PhaseletSumlmaginaryl wherein (21) 4 w Ps i n 2 r snN 22 (22) T T .sin 4-r -P-n W sin i2N W I N .N 2 W. N (23) s 4y-Pn sin N2 5 1 o S: N sin The matrix thus depends on design constants P and N and variables W and n. In principle, a matrix should be 10 calculated for each combination of n and W.
Until a disturbance is detected, phaselets will be combined to form a sliding window DFT. After a disturbance is detected, the window is re-initialized by removing the previously calculated phaselets from the current window and then expanding the current window as new data is gathered to reform a sliding window DFT. In this manner, the more relevant disturbance information is not diluted by the presence of earlier obtained normal information.
Removal of Decaying Offsets In some applications decaying offset can occur and create errors which interfere with the determination of how well the measured current samples fit a sine wave. For example, the inductive behavior of power system 23 transmission lines gives rise to decaying exponential offsets during transient conditions.
A mimic algorithm can be used to remove decaying offsets as follows: R X (24) Imimic .M m 1 x cos( -M 2 sin M 2 N N wherein Imimicm mth sample of the output of the mimic algorithm, 10 im= mth current sample, m sample index, starting from 1, at N samples per cycle, M interval, in samples, used to approximate the mimic simulation, N sampling rate, samples per cycle, X reactance of the mimic, R resistance of the mimic.
A similar equation can be used for voltage samples.
Transient response of the mimic is M samples, at N samples per cycle. Using M=4 and N=64, transient response is 1 20 millisecond.
Next the phaselets are calculated in the same manner as equations 14 and 15 with the substitution of Imimick for Xk as follows: (25) PhaseletRealp cos k Imimic,, and kp-P-P+.l N 2 (26) Phaseletlmaginary, -sin k !)Imimick, k=p.P-P+l N 2 wherein lmimicm mth sample of the output of the mimic algorithm.
24 In order to calculate statistical parameters, the sum of the squares of individual samples is also calculated: p.P (27) PartialSumOfSquareSp XImimic k=p.P-P+l As discussed above, until a disturbance is detected, phaselets will be combined to form a sliding window DFT, and after a disturbance is detected, the window is reinitialized by removing the previously calculated phaselets 10 from the current window and then expanding the current window as new data is gathered to reform a sliding window
DFT.
A sliding window DFT can be of a one half cycle as discussed above or a multiple of one half as discussed here *600 15 with respect to the one cycle sliding window. A one half cycle window provides a faster transient response but does not have as high an accuracy as a one cycle window.
For a one cycle DFT, the process for calculating phasors from phaselets and the sum of squares form partial 20 sums is simple, as shown in the following equations: seese: (28) PhasorReal PhaseletReal, and (29) Phasorlmaginary, Phaseletimaginary, wherein PhasorRealn the real part of the nth phasor, Phasorlmaginaryn the imaginary part of the nth phasor, 25 n phasor index; there are N/P phasors per cycle.
In order to calculate statistical parameters, the sum of the squares of individual samples is also calculated: SumOfSquares, PartialSumOfSquares p=n--+l
P
wherein SumOfSquaresn the nth sum of squares.
The above equations are defining. The sums involved 10 are not actually calculated in the order shown, but are calculated recursively. After initialization, the sums at one value of n are calculated from the previous sums by adding the newest terms of the new sums and subtracting *o the oldest terms of the old sums which would fall outside 15 the current window.
As discussed above, converting phaselets to phasors @e•go can also be done for other window sizes by adding phaselets ooo *and then multiplying by a normalization matrix. First the phaselets are added together over the desired window using 20 equations 18 and 19 to obtain PhaseletSumReal, and PhaseletSumImaginary.. Then the sum of the squares is calculated as follows: (31) SumOjSquares, PartialSumOfSquares w p=n--+l Phaselets sums are converted into phasors by multiplying by the precalculated matrix discussed with respect to equations 20 through 23.
Sum of the squares of errors between measured data samples and the fitted sine wave 26 Although the sum of the squares of errors is discussed herein in the context of multi-terminal transmission lines, other applications in which the invention an be useful include, for example, motor protection, control and diagnostic devices such as turn fault detectors, power system relays such as distance, transformer, bus, and generator relays, industrial protective devices, and drive systems.
The sum of squares of the errors between measured 10 data samples and the fitted sine wave can be calculated from the sum of squares, the phaselets, and the phasors as follows: (32) E OSr hasel et SumReal PhasorReal, S PhaseletSumlmaginary. Phasorlmaginary.
This method for calculating the sum of the squares of the errors is valid for any size data window. The methods used in the prior art either require more calculation or are valid only for data windows that are integral numbers of a half cycle.
The equation for the squared error En 2 is particularly efficient because it requires only two multiplies and three additions. When phaselets are already being calculated for data consolidation purposes, the only extra calculations will be the sum of the squares. All three sums (of phaselet real, phaselet imaginary, and squares) can be calculated recursively for a sliding window, even as the window changes size. Once a sum for a value of n is calculated, the value of the sum for the next value of n can be calculated by adding the newest terms and subtracting the oldest terms.
For the equation to be applied properly in fixed point arithmetic, enough bits must be used to hold squared values, 27 and care must be taken with the scaling. Both the sum of the squares and the phaselet sums are proportional to the number of samples in the window.
FIG. 4 is a graph illustrating a fitted sign wave representative of the phasors, and the sum of squares of the errors (En 2 with respect to time. A one cycle sliding :window is represented at different points in time by Ta, Tb, S. and Tc. At point Ts', a disturbance is detected and is reflected by a spike in the sum of squares of the errors.
10 When such disturbance condition is detected, the sliding window is re-initialized. A new window, Tsl (including only one phaselet), begins and does not include any previous S. phaselet information. As new samples and phaselets are calculated, the new window expands. For example, after the next phaselet is calculated the new window, Ts2, includes S. two phaselets. The window continues to expand with newly calculated phaselets until a one cycle window is formed. At this point the window begins to slide again by adding the Snew terms and dropping the oldest terms.
20 The sum of the squares of the errors is a sensitive disturbance detection indicator. Other potential disturbance conditions such as magnitude above a threshold of positive sequence current, negative sequence current, or ground current or changes in positive, negative, or zero sequence current or load current can be monitored and compared to respective thresholds to detect disturbances, if desired, in addition to calculating the sum of the squares of the errors.
By itself, the two-norm equation 32 is only an indication of the sum of the squares of the sample errors. A more useful quantity is an estimate of the standard deviation of the samples: 28 (33) a, wherein W is the window size in samples. The variance matrix for a variable window is given by: (34) C: r CR(n.) tRI(n. W Ef 2 Trw Tr
TIR(.
W
Tu(nw) TR(a.
w T(n,.W) wherein TRR(n,W), TR(n.m,) TIR(n,W, Tu(n,w are defined by equations 21-23, CRR expected value of square of error in real part of a phasor, CR cR expected value of product of errors in the real imaginary, parts, CiC expected value of square of error in imaginary part of a phasor.
The variance matrix in a phasor measurement is the square i 15 of the sample deviations times the transformation matrix given previously. This matrix describes an elliptical uncertainty region in general, although for windows that are integer multiples of a half cycle, the off diagonal terms are zero and the real and imaginary elements are the same.
Strictly speaking, the uncertainty of a phasor measurement should be evaluated in light of the full matrix. However; a worst case condition can be considered to simplify the calculations. If a phasor happens to have a particular phase angle, it will maximize the uncertainty in its magnitude.
The above description relates to the communication and analysis of three phase data. If less baud is available as would be the situation in a 9600 baud system, for example, then a positive sequence current phasor and variance matrix information of each respective terminal can be transmitted once per cycle for all three phases. The magnitude of the factor multiplying each phase current in 29 the computation of positive sequence current is 1/3, so the net variance in the positive sequence current is 1/9 times the sum of the variance parameters for each phase.
Although the positive sequence current is the preferred parameter for transmission, either the zero sequence current or the negative sequence current could alternatively be used. The zero positive and negative sequence currents can be calculated as follows.
(34a) lo (1/ 3 IB IC) (34b) 1+ (1/ 3 el 2 /318 ej4 /31C) (34c) 1. 1 3 el 4 13IB ei 2 /3C).
wherein IA, IB, and Ic represent current phasors obtained from the measured phase currents.
A positive sequence sum of the squares E+ can be 20 calculated from the sums of the squares (EA, EB, Ec) of the phases as follows: (34d) E+ 1/9 (EA 2
EB
2 Ec 2 The terms in the variance matrix (CRR+, CRI+, CIR, CII+).
can thus be calculated from the variance matrix terms for the individual phases A, B, and C: (34e) CRR+ 1/9(CRR(n,W,A) CRR(n,W,A) CRR(n,W,A)), (34f) CR, CR+ 1/ 9 (CR/(n,W,A)+CRi(n,W,A)+CRi(n,W,A)), (34g) Ci+ (n,W,A)B Ci(n,W,A)).
30 The positive sequence current and the three variance parameters can be transmitted from each terminal for analysis.
Distance relay reach FIG. 5 is a circuit diagram of a distance relay including terminals 76 and 82, current sensors 74 and 84, voltage sensors 78 and 86, and processors 80 and 88.
o Conventional distance relays operate by measuring voltage and current at one end of a line to calculate effective impedance, which is proportional to line length.
Conventional distance relay applications and techniques. are discussed, for example, in Phadke and Thorp, Computer Relaying for Power Systems (Research Studies Press LTD.
and John Wiley Sons Inc. 1988).
Line length impedance can be determined under short circuit conditions. The effective impedance is used to determine a fault location by setting a reach (a percentage 20 of the line length impedance), comparing the effective impedance to the reach, and declaring a fault condition if the effective impedance is less than the reach.
Conventional power system impedance relays use a reach, for a first zone relay, which is typically set for less than 80-90% of the total line length impedance to allow for uncertainties in the underlying measurements of power system quantities.
The actual uncertainties vary with time, however.
Because conventional impedance relays do not recognize the time varying quality of the underlying measurements, sensitivity and security can be compromised. For example, during transient start up periods of the relay, a low reach is 31 appropriate, and during period with low uncertainties, a reach higher than 90% can be desirable.
In the present invention, for a particular standard deviation as determined in equation 33, a deviation An (uncertainty) in a nominal reach is given by: 2 (35) A=o- 2.r sin("N sin
N
The deviation can be normalized by the following equation:
S
A 2sin 2
WW
2 S" sin(
N
1 2 sin(--
N
wherein Anormalized is the normalized deviation, Oa is the standard deviation of voltage V, a, is the standard deviation of current I, Ev is the sum of squares of errors between phase voltage samples and a fitted sign wave representative of corresponding real and imaginary phasors, and Ei is the sum of squares of errors between phase current samples and a fitted sign wave representative of corresponding real and imaginary phasors.
32 The normalized deviation can be multiplied by a factor related to the confidence interval (such as the number of standard deviations) and the assumed distribution of the error to obtain an uncertainty percentage. One example factor is four The uncertainty percentage can be subtracted from one with the result being multiplied by the nominal reach to obtain an adjusted reach. The adjusted reach can be multiplied by the predetermined line impedance to obtain an adjusted impedance value for comparison with the effective impedance.
Fault severity of differential system Normally the sum of the current phasors from all terminals is zero for each phase. A fault is detected for a phase when the sum of the current phasors from each terminal for that phase falls outside of a dynamic elliptical restraint boundary for that phase, based on statistibal analysis. The severity of the fault is calculated from the covariance parameters and the sum of the current phasor for each phase as follows: Severity PhasorReal 2 C -PhasorReal Phasorlmaginary 2* C
R
(36) (36) +Phasorlmaginary 2 -18 Restraint2 -C.fC wherein Restraint is a restraint multiplier analogous to the slope setting of traditional differential techniques for adjusting the sensitivity of the relay. A value of 1 is recommended for this parameter for most applications.
33 Raising the restraint multiplier corresponds statistically to demanding a greater confidence interval and has the effect of decreasing sensitivity. Lowering the restraint multiplier is equivalent to relaxing the confidence interval and increases sensitivity. Thus, the restraint multiplier is an application adjustment that is used to achieve the desired balance between sensitivity and security.
Equation 36 is based on the covariance matrix and provides an elliptical restraint characteristic. When the 10 covariance of the current measurements is small, the restraint region shrinks. When the covariance increases, the restraint region grows to reflect the uncertainty of the measurement. The calculated severity increases with the probability that the sum of the measured currents indicates a fault.
The second term of the severity equation arises from the orientation of the ellipse. The equation provides an adaptive elliptical restraint characteristic with the size, shape, and orientation of the ellipse adapting to power 20 system conditions. The calculated severity is zero when the operate phasor is on the elliptical boundary, is negative inside the boundary, and is positive outside the boundary.
Outside of the restraint boundary, the computed severity grows as a square of the fault current. The restraint area grows as the square of the error in the measurements.
The severity equation can optionally be filtered using, for example, a single pole low pass filter having a time constant of several cycles. Such a filter can improve accuracy for high impedance faults.
On-line error estimation in power system measurements Although on-line error estimation is discussed herein in the context of multi-terminal transmission lines, other applications in which the invention can be useful include, 34 for example, motor protection, control and diagnostic devices such as turn fault detectors, power system relays such as distance, transformer, bus, and generator relays, industrial protective devices, and drive systems.
To determine the uncertainty in fundamental power system frequency measurements of voltages and currents, the errors on-line are estimated from available information in a way that tracks the time varying nature of the errors.
Furthermore, bad samples are rejected in the case of an 10 occasional fault in the digital sampling electronics. The technique is widely applicable and can be used anywhere fundamental power system measurements are made, including control, protection, and monitoring devices such as relays, meters, drive systems, and circuit breakers, for example.
0.The method characterizes the uncertainty in a phasor estimate of a fundamental frequency voltage or current with a two variable Gaussian probability distribution with a *se time varying covariance matrix. This is a good 20 approximation to the net effect of various sources of error even if individual sources are not, strictly speaking, Gaussian. The covariance matrix is calculated for each source of error. Then, the net covariance matrix is calculated by adding the matrices for all sources. The net covariance matrix can be used to characterize the uncertainty in the* calculation of any parameter that is derived from voltages or currents.
Typical sources of error include power system noise, transients, line charging current, current sensor gain, phase and saturation error, clock error, and asynchronous sampling. In some situations, some types of errors, such as errors in the phase angle response of sensors and errors due to asynchronous sampling, can be driven to zero by other 35 means. For errors that cannot be controlled, a covariance matrix is calculated for each source of error for each phase.
A total covariance matrix is calculated for each phase by adding the matrices form each source. The invention treats various sources of errors as follows.
The system calculates the covariance matrix for "I errors caused by power system noise, harmonics, and transients. These errors arise because power system S:currents are not always exactly sinusoidal. The intensity of 10 these errors varies with, time, growing during fault conditions, switching operations, or load variations, for example. The system treats these errors as a Gaussian distribution in the real and in the imaginary part of each ooce phasor, with a standard deviation that is estimated from the sum of the squares of the differences between the data samples and the sine function that is used to fit them. This o. *error has a spectrum of frequencies. Current transformer saturation is included with noise and transient error.
For current differential analysis, the preferred S 20 method for calculating the covariance matrix for noise, harmonics, transients, and current transformer saturation is from phaselets. The sum of the squares of the errors in the data samples is calculated from the sum of the squares information, phaselets, and phasor for each phase for each terminal at each time step n using equation 32. The covariance matrix is then calculated as a function of the time index and window size using equation 34.
This covariance matrix is calculated separately for each phase of each terminal. Total covariance for a phase due to this source of error is the sum of the covariance matrices from each terminal for that phase.
Another source of error is a 60 Hz component of error current associated with line charging. This error current 36 results from the charge that must be supplied to the capacitance of the transmission line. The amount of charging current, Icharge, increases with the length of the transmission line. This source of error should be evaluated in situations wherein the charging current has not been previously factored out. The fixed covariance matrix for line charging is as follows: (37) -Icharge' 1 9 c,0 l Another source of error is the current sensors themselves. These errors are characterized by gain and phase angle errors as a function of the measured current.
The covariance matrix due to phase angle error is calculated as follows: o o (38) "C C(n) 1 .cR(n) 9 Phasorlmaginary? -PhasorReal. PhasorImaginary.
[L-PhasorReal, Phasorlmaginary. PhasorReal. j wherein AO is the maximum residual phase error (a design constant of a respective current sensor). The total covariance matrix for this source of error for each phase is the sum of the covariance matrices for each terminal for that phase. The imaginary component of the current phasor contributes to the real component of the covariance matrix and vice versa because a phase angle error causes an error in a phasor that is perpendicular to the phasor.
The covariance matrix due to the sensor gain error can be calculated as follows: 37 (39) I RR(i) CRI(a) I_ g LCR(.) 9 Phasorlmaginary., ([PhasorRealiR Phasorlmaginary.
PhasorReal. Phasordmaginary.]~ PhasorReal.
J
S
5 wherein Ag is the maximum residual gain error (a design constant of a respective current sensor).
If the maximum residual phase and gain errors are approximately equal, the net covariance matrix for the phase and gain errors can be written as (39a) Fc A(R CR) 1A CR(f) 9 (Phaor~al?+ Phasordmaginay Phsr:a.1+asr )iar.
wherein A is the maximum residual error.
To provide a restraint boundary that is equivalent to a conventional characteristic relating to phase and gain errors, such as a single slope percentage restraint characteristic, the number of terminals must be taken into account when computing covariance parameters for each terminals. The matrix can be written as follows: (39b) URW C Ru(M) 1_ slope 2 CR(m) 8 8terminals, (PhasorRea. Phasordmaginary.2 PhasorReal.2 ;hasoIgi 1)' 38 wherein slope represents the conventional percentage slope setting, and terminals represents the number of terminals in the system.
If a dual slope restraint is used, the covariance parameters due to phase and gain errors can be calculated using the following technique. First the absolute value of the phasor (PhasorAbs) is calculated: 10 (39c) PhasorAbs ,PhasorReal2 Phasorlmaginary 2 If PhasorAbs is less than the current at which the slope changes (Currenti), then the matrix is calculated as follows: *15 d CRA() slopel 2 ([PhasorAbs2 0 18 terminals 0 PhasorAbs 2 wherein slope1 is the slope of the dual slope restraint for currents less than Current1.
20 If PhasorAbs is greater than or equal to Currenti, then the matrix is calculated as follows: (39e) 0,and C (slopel Current] slope2 (PhasorAbs Currentl)) 18. terminals wherein slope2 is the slope of the dual slope restraint for current greater than or equal to Current1.
Another potential source of error is caused by asynchronous sampling. This is a small error that arises in 39 the computation of phasors if the number of data samples per cycle at the power system frequency is not exactly an integer. This error can be avoided by synchronizing sampling to the power system frequency, as discussed above.
When the each of the covariance matrices are added, the total covariance matrix defines an elliptical restraint region and can be used in the fault severity equation 36.
S" Transformer protection 10 FIG. 6 is a circuit diagram of a transformer having .:.windings 90 and 92 with respective current sensors 94 and 96 providing current data to a processor 98. Current in the primarily winding in the direction of a coupling region 93 is represented by 1, and current in the secondary winding in 15 the direction of the coupling region is represented by 12.
Current in the secondary winding in the direction away from the coupling region is represented by 12 wherein 12 i.
A single phase embodiment is shown for purposes of example only; typically a three phase transformer will be 20 used. Furthermore, although a two winding transformer is shown, other types of multi-winding transformers can also be used. Differential transformer protection techniques rely on the fact that under normal conditions the sum over all windings of the ampere turns for each winding equals the magnetizing current of a transformer (usually a small quantity). Because the sum is not identically zero, a restraint signal is needed.
Differential protection schemes work by comparing an operate signal with a restraint signal. In the present method the operate signal is derived from a difference in negative sequence currents in the primary and the secondary windings of the transformer being protected. The restraint signal is based on an on-line calculation of the sources of P.\WPDOCS\DYS\spccie\7532920divspc.doc-03/10/00 40 measurement error. In an adaptive procedure, as discussed above, the restraint region is an ellipse with variable major axis, minor axis, and orientation. Parameters of the ellipse vary with time to make best use of the accuracy of current measurements.
As discussed with respect to the transmission line above, phase currents at each winding can be measured, and decaying offsets can be removed by the technique discussed with respect to equation 24. Then phaselets can be calculated as discussed with respect to equations 25-27 and phasors can be calculated as discussed with respect to equations 28-29 or 20-23.
In one embodiment, a learning stage includes the method described in United States 10 Patent No. 5,786,708 wherein a function for a residual injected negative sequence current dependent upon a positive sequence voltage phasor and a positive sequence current phasor is determined by using a symmetrical component transform of fundamental phasors to obtain symmetrical component current and voltage phasors. A learning residual current can be measured, for example, by subtracting a negative sequence current phasor of the 15 primary winding from a negative sequence current of the secondary winding, and corresponding values of the positive sequence voltage and current can be monitored to *go determine the function. The positive sequence voltage and current of either of the two windings can be monitored.
During operation in a protection stage, the protection residual current can also be 20 determined by calculating and subtracting a negative sequence current phasor of one winding in the direction away from coupling region 93 from a negative sequence current phasor of the other winding in P:\WPDOCS\LMB\Lesta Mill Sp~i6aions\7532920 spwci.dow-24/09O2 -41 the direction of the coupling region (or, equivalently, adding the two negative sequence current phasors in the direction of the coupling region). A corresponding learning residual current pharor can be subtracted from the protection residual current phasor with the resulting phasor being used below in comparison with the elliptical restraint region.
When transformers having more than two windings are used, the protection residual current can be determined by adding all the negative sequence current phasors in the direction of coupling region 93.
During operation, phaselet sums can be determined from current samples at each winding, and the elliptical restraint region from sources of measurement error can be calculated usign the above equations 34 and 37-39 relating to the covariance matrix, thus effectively applying total harmonic restraint for inrush and overexecitation in transformer protection. If the resulting phasor falls within the restraint region, no fault is present. If the resulting phasor falls outside the restraint region, a fault is present. In the unlikely 15 event that the resulting phasor falls on the very thin boundary of the restraint region, whether a fault is present is uncertain. A fault can arbitrarily be declared in this situation.
If a fault is present or declared, a filter process can be used to determine whether to trip the circuit.
While only certain preferred features of the invention have been illustrated and 20 described herein, many modifications and changes will occur to those skilled in the art. It is, therefore, to be understood that the appended claims are intended to cover all such modifications and changes as fall within the true spirit of the invention.
The reference to any prior art in this specification is not, and should not be taken as, an acknowledgment or any form of suggestion that that prior art forms part of the common general knowledge in Australia.
Throughout this specification and the claims which follow, unless the context requires otherwise, the word "comprise", and variations such as "comprises" or "comprising", will be understood to imply the inclusion of a stated integer or step or group of integers or steps but not the exclusion of any other integer or step or group of integers or steps.

Claims (10)

1. A method of detecting faults in a distance relay having a predetermined line impedance, the method including: measuring phase current samples at the terminal; measuring phase voltage samples at the terminal; using the phase current and voltage samples of calculate an effective impedance; calculating a normalized deviation in a nominal reach of the distance relay using the phase current and voltage samples; multiplying the normalized deviation by a confidence interval factor; subtracting the multiplied normalized deviation from one to obtain an adjustment factor; multiplying the nominal reach by the adjustment factor to obtain an adjusted reach; multiplying the adjusted reach by the predetermined line impedance to obtain an 15 adjusted impedance; and comparing the effective impedance to the adjusted impedance.
2. The method claim 1, wherein the step of calculating the normalized deviation (A normalized) in the reach comprises: 20 calculating real and imaginary phaselets comprising partial sums of the phase current and voltage samples; for each phaselet, calculating a respective partial sum of the squares of each "sample; calculating the sums of the real and imaginary phaselets over a variable size sliding sample window; calculating real and imaginary phasor components from the phaselets over the sample window; calculating a sum of the partial sums of the squares over the sample window; using the sums of the real and imaginary phaselets, the real and imaginary phasor 0 components, and the sum of the partial sums of the squares to calculate sums of squares of errors E 1 2 between the phase current samples and a fitted sine wave representative of corresponding real and imaginary phasor components and Ev 2 between the phase voltage P].WPDOCS\DYS\spcic\7532920divspc.doc-3/10/00 -43 samples and a fitted sine wave representative of corresponding real and imaginary phasor components; and using the following equation: E 2 E 2 2 wherinW epntsd a n Vr o ps c n2 sae in sin N represents a number of samples in a phase current cycle, V represents a measured voltage, and I represents a measured current.
3. The method of claim 2, wherein the step of using the sums of the real and imaginary phaselets, the real and imaginary phasor components, and the sum of the partial sums of the squares to calculate the sum of squares of errors between the phase current samples and the fitted sine wave representative of the real and imaginary phasor components comprises subtracting from the sum of the partial sums of the squares, the 20 product of the real phasor component and the sum of the real phaselets and the product of the imaginary phasor component and the sum of the imaginary phaselets.
4. A method of synchronizing sampling clocks at multiple terminals, the method including: measuring phase current samples at each terminal; determining a positive sequence current sample at each terminal from the phase current samples; determining necessary phase angle corrections from the positive sequence current samples; filtering phase angles to slowly adjust the sampling clocks toward zero. P \WPDOCS\DYS\spccic\75329 20divspc.doc-03/1t0/0( 44 The method of claim 4, wherein the multiple terminals comprise two terminals and the phase angle corrections comprise: 1 ima 2 arctan and 2 real(p,(n) p and 0(n) =-01(n) wherein 2 represent two phase corrections, Ipos,i represents the positive sequence current of one of the terminals, Ipos,2, represents the positive sequence current of an other of the terminals, and n represents a sample number.
6. The method of claim 4, wherein the multiple terminals comprise three terminals and the phase angle corrections comprise: real((7. 1 imag(7. 2 7'p 7, 2 n) imag(7.a ,2 2 imag(7., 2 p,. 2 p.a. 3 wherein q5i(n), 2 qp 3 represent three phase corrections, Ipos,i represents the positive sequence current of a first one of the terminals, Ipos,2 represents the positive sequence P.\WPDOCS\DYSVspcic\7532920divspe.doc-03/I10/0 current of a second one of the terminals, Ipos, 3 represents the positive sequence current of a third one of the terminals, and n represents a sample number.
7. The method of claim 4, further including: at each terminal, calculating a frequency deviation including a product of the positive sequence current sample and a complex conjugate of a previously calculated positive sequence current sample; calculating the sum of the frequency deviations; filtering the sum of the frequency deviations; 10 calculating the sampling frequency deviation by taking the arc tangent of the imaginary portion of the sum of the frequency deviations over the real portion of the sum of the frequency deviations; and adjusting the sampling clocks of the terminals until the sampling frequency deviation is reduced toward zero.
8. The method of claim 4, further including; for each terminal, measuring phase voltage samples at each terminal; determining positive sequence voltage samples at each terminal; 20 multiplying a respective capacitance by a change in positive sequence voltage samples to obtain a positive sequence charging current sample; and subtracting the positive sequence charging current sample from the positive sequence current sample prior to determining a respective necessary phase angle correction.
9. A system for detecting faults in a distance relay having a predetermined line impedance, the system including: current sensors for measuring phase current samples at a terminal; voltage sensors for measuring phase voltage samples at the terminal; and a computer for using the phase current and voltage samples to calculate an effective impedance; P WPDOCS\DYS~spccic\7532921)divspc.doc-03/10/00 46 calculating a normalized deviation in a nominal reach of the distance relay using the phase current and voltage samples; multiplying the normalized deviation by a confidence interval factor; subtracting the multiplied normalized deviation from one to obtain an adjustment factor; multiplying the nominal reach by the adjustment factor to obtain an adjusted reach; multiplying the adjusted reach by the predetermined line impedance to obtain an adjusted impedance; and comparing the effective impedance to the adjusted impedance.
10. The system of claim 9, wherein the computer includes means for calculating the normalized deviation (Anormalized) in the reach by: calculating real and imaginary phaselets comprising partial sums of the phase current and voltage samples; for each phaselet, calculating a respective partial sum of the squares of each sample; calculating the sums of the real and imaginary phaselets over a variable size sliding sample window; calculating real and imaginary phasor components from the phaselets over the sample window; calculating a sum of the partial sums of the squares over the sample window; using the sums of the real and imaginary phaselets, the real and imaginary phasor components, and the sum of the partial sums of the squares to calculate sums of squares of errors E] 2 between the phase current samples and a fitted sine wave representative of corresponding real and imaginary phasor components and Ev 2 between the phase voltage samples and a fitted sine wave representative of corresponding real and imaginary phasor components; and using the following equation: P :\WPDOCS\DYS\specic\7532920divspc.doc-03/10/00
47- S- E 2 AN W- wherein W represents a number of phase current samples in the sample window, N represents a number of samples in a phase current cycle, V represents a measured voltage, and I represents a measured current. 10 11. A system for synchronising sampling clocks at multiple terminals, the system g. including: current sensors for measuring phase current samples at each terminal; and a computer for determining a positive sequence current sample at each terminal from the phase 15 current samples; determining necessary phase angle corrections from the positive sequence current samples; and filtering phase angles to slowly adjust the sampling clocks toward zero. 12. The system of claim 11, wherein the multiple terminals comprise two terminals and the phase angle corrections comprise: S ima a arcta and S2 wherein 0q1(n), q5 2 represent two phase corrections, Ipos,i represents the positive sequence current of one of the terminals, Ipos,2 represents the positive sequence current of an other of the terminals, and n represents a sample number. P.\WPDOCS\DYS\specic\7532920divspc.doc43/OO 48 13. The system of claim 11, wherein the multiple terminals comprise three terminals and the phase angle corrections comprise: real((1,., Pp., i(n) imag(I,,.(n) Il,3(n) wherein represent three phase corrections, Ip, represents the positive at each terminal, calculating a frequency deviation including a product of positive sequence current sample; *3 10 imaginary portion of the sum of the frequency deviations over the real portion of the sum of the frequency deviations; and rwherein 2 q 3 represent three phase corrections, I+ represents the positive third one of the terminals, and n represents a sample number. imaginary portion of the sum of the frequency deviations over the real portion of the sum of the frequency deviations; and P: M PDOCS\DYS\spc\7 32 920divpc.docl3I/ 1(10 -49- adjusting the sampling clocks of the terminals until the sampling frequency deviation is reduced toward zero. Dated this 29h day of September, 2000 GENERAL ELECTRIC COMPANY By Its Patent Attorneys DAVIES COLLISON CAVE 00* 9:606:
AU65422/00A 1996-09-13 2000-10-10 Digital current differential system Ceased AU754660B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU65422/00A AU754660B2 (en) 1996-09-13 2000-10-10 Digital current differential system

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/713295 1996-09-13
AU65422/00A AU754660B2 (en) 1996-09-13 2000-10-10 Digital current differential system

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
AU42684/97A Division AU728194B2 (en) 1996-09-13 1997-09-12 Digital current differential system

Publications (2)

Publication Number Publication Date
AU6542200A AU6542200A (en) 2000-12-14
AU754660B2 true AU754660B2 (en) 2002-11-21

Family

ID=3750033

Family Applications (1)

Application Number Title Priority Date Filing Date
AU65422/00A Ceased AU754660B2 (en) 1996-09-13 2000-10-10 Digital current differential system

Country Status (1)

Country Link
AU (1) AU754660B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11480601B2 (en) * 2019-09-26 2022-10-25 General Electric Technology Gmbh Systems and methods to improve distance protection in transmission lines

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4715000A (en) * 1985-08-06 1987-12-22 General Electric Company Digital phase-locked loop and frequency measuring device
WO1996012969A1 (en) * 1994-10-20 1996-05-02 Abb Power T & D Company Inc. Numerical comparator

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4715000A (en) * 1985-08-06 1987-12-22 General Electric Company Digital phase-locked loop and frequency measuring device
WO1996012969A1 (en) * 1994-10-20 1996-05-02 Abb Power T & D Company Inc. Numerical comparator

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11480601B2 (en) * 2019-09-26 2022-10-25 General Electric Technology Gmbh Systems and methods to improve distance protection in transmission lines

Also Published As

Publication number Publication date
AU6542200A (en) 2000-12-14

Similar Documents

Publication Publication Date Title
AU728194B2 (en) Digital current differential system
US6148267A (en) Method and apparatus for transmission line phase angle comparisons
US6845333B2 (en) Protective relay with synchronized phasor measurement capability for use in electric power systems
US4812995A (en) Adaptive Kalman Filtering in fault classification
CN108028529A (en) The time domain route protection of power transmission system
ZA200507639B (en) System and method for exact compensation of fundamental phasors
EP0846271A1 (en) Method of locating a single-phase ground fault in a power distribution network
WO2011023305A1 (en) A method of fault phase selection and fault type determination
GB2345810A (en) Detecting faults on an electrical power line
MX2011012664A (en) Apparatus and method for estimating synchronized phasors at predetermined times referenced to a common time standard in an electrical system.
US4261038A (en) Protection of electrical power supply systems
EP1142076A1 (en) Impedance measurement system for power system transmission lines
US7106565B2 (en) Directional ground relay system
CA3094491C (en) Systems, apparatus, and methods to improve distance protection in transmission lines
US5576618A (en) Process and apparatus for comparing in real time phase differences between phasors
EP2328249B1 (en) Reclosing method for electrical power transmission line
EP3629437A1 (en) Method and device for controlling at least one circuit breaker of a power system
AU754660B2 (en) Digital current differential system
Ghiasi et al. A new fast bus tripping system design of protection relay in an AC power network
EP0718949B1 (en) Protective relay system with difference filter and addition filter
EP0214483B1 (en) Method for measuring distance in digital distance relays
US5798932A (en) Methods and apparatus for removing error due to decaying offsets from measured power system currents
US6137666A (en) High speed, selective protective relays
Denenberg Spectral moment estimators: A new approach to tone detection
EP0801745B1 (en) Measuring method for determining the amplitude and phase of the fundamental tone of an alternating voltage

Legal Events

Date Code Title Description
FGA Letters patent sealed or granted (standard patent)