AU705474B2 - Multiplexer, protection switch unit, telecommunications network and a multiplexing related method - Google Patents
Multiplexer, protection switch unit, telecommunications network and a multiplexing related method Download PDFInfo
- Publication number
- AU705474B2 AU705474B2 AU60194/96A AU6019496A AU705474B2 AU 705474 B2 AU705474 B2 AU 705474B2 AU 60194/96 A AU60194/96 A AU 60194/96A AU 6019496 A AU6019496 A AU 6019496A AU 705474 B2 AU705474 B2 AU 705474B2
- Authority
- AU
- Australia
- Prior art keywords
- multiplexer
- input
- signal
- output
- connection point
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/14—Monitoring arrangements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/60—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being bipolar transistors
- H03K17/62—Switching arrangements with several input- output-terminals, e.g. multiplexers, distributors
- H03K17/6257—Switching arrangements with several input- output-terminals, e.g. multiplexers, distributors with several inputs only combined with selecting means
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/04—Distributors combined with modulators or demodulators
- H04J3/047—Distributors with transistors or integrated circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/10—Arrangements for reducing cross-talk between channels
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
- Time-Division Multiplex Systems (AREA)
- Amplifiers (AREA)
- Electronic Switches (AREA)
Description
WO 96/38939 PCTISE96/00658 1 MULTIPLEXER, PROTECTION SWITCH UNIT, TELECOMMUNICATIONS NETWORK AND A MULTIPLEXING RELATED METHOD FIELD OF INVENTION The present invention relates to a multiplexer, a protection switch unit which includes one such multiplexer, a telecommunications network which includes one such protection switch unit, and a multiplexing related method. More specifically, the invention relates to the aforesaid devices and method in respect of single or differential multiplexing signals and preferably of the CMI type, at transmission speeds above about 100 Mbit/s and preferably in the range of about 140-155 Mb/s.
DESCRIPTION OF THE BACKGROUND
ART
In telecommunications networks, a plurality of signal lines are often connected to an exchange through the medium of a respective terminal access unit. These terminal access units are relatively expensive and complicated units and can sometimes break down. For this reason, the network includes at least one protection switch unit which is connected between the signal lines and a reserve terminal access unit connected to the exchange. The unit includes a multiplexer or selector whose inputs are connected to the signal lines and whose output is connected to the reserve terminal access unit.
When a regular terminal access unit cannot be used for some reason or another, the multiplexor in the protection switch unit is controlled to forward to the reserve access unit the signal corresponding to the normal terminal access unit.
Good signal quality and controlled amplification is needed when selecting or multiplexing signals having transmission speeds in the region of about 140-155 Mb/s. In this regard, the pulse shape of the output signal is often required to be the same as the pulse form of the input signal and the level of the output signal required to be the same as it would have been if the signal had not passed through the multiplexer.
WO 96/38939 PCT/SE96/00658 2 Problems with mismatching between components and conductors can easily occur in such multiplexers at such high transmission speeds, therewith greatly impairing signal quality.
A number of standard circuits exist for multiplexing signals having bit rates of up to about 30 Mb/s in a relatively simple and inexpensive manner exist. At higher bit rates, line impedances, connections, terminations, line runs and component data place strict requirements on circuitry. In order to keep the imdepedances as constant as possible, special care has to be put into the realisation of the board circuitry. The work involved is made more difficult when a large number of input signals shall be multiplexed. The circuitry involving standard circuits in a multiplexer therewith becomes expensive and highly current consuming.
Various ECL-type multiplexers are known to the art; see for instance WO93/17500.
ECL-multiplexers have a relatively high amplification (in the region of 15 30 Db) which must be attenuated in one or more additional circuits so that signal levels will remain unchanged. This attenuation creates a number of problems. When more than ten signals are to be multiplexed it is necessary to connect together more ECLmultiplexers, which leads to still higher amplification and still more attenuation problems. The pin positioning of these circuits also makes the placement of conductors much more difficult if constant impedance and delay is to be achieved.
There is no technique at present for effectively multiplexing in the aforesaid transmission speed ranges.
US-A 5,146,113 describes an integrated circuit having several narrow, circuit-board mounted elongated resistance strips to provide a board-mounted circuit with a predetermined input and/or output impedance.
US-A 5,281,934 describes a microwave multiplexer which is entirely of microstrip construction.
SUMMARY OF THE INVENTION One aspect of the present invention provides a method of selecting an output from a plurality of input signals, wherein at least two input signals are received on inputs corresponding to said signals, wherein one of the input signals or at least a first part of one of said signals from a first connection point in one of the inputs is conducted selectively to a first transmission line via a first controllable signal forwarding device, and wherein said input signal or said first part of said input signal is obtained from said first transmission line as an output signal or a first part of an output signal of good signal quality.
Another aspect of the present invention provides a multiplexer having at least two inputs and an output wherein a first connection point in each input is connected to a common line via a respective first controllable signal forwarding device, wherein there is connected to each input an externally controlled switch which functions to control said first signal forwarding device to forward a signal or a first part of a signal delivered to said input to said common line, and wherein the common line is a first transmission line which is also connected to a first connection point in the output.
20 A further aspect of the present invention provides a protection switch unit including a multiplexer, which has at least two points and an output, wherein a first connection point in each multiplexer input is connected to a common line via a respective first controllable signal forwarding device, wherein also connected to each input is an externally controllable switch means which 25 functions to control said first signal forwarding device to forward to the common line a signal or at least a part thereof applied to the input, and wherein the common line is a first transmission line which is also connected to a first connection point in the multiplexer output.
A still further aspect of the present invention provides a 30 telecommunications network that includes two or more lines connected to an exchange via a respective terminal access unit, wherein each line is also connected to a protection switch unit which, in turn, is connected to the he..
4 4**4
CC
CC C 4*SC*@
C
*CCC
C
*CCC
Ct C U
CCC
66.0
C
.4
*CC.
6* OC C CC 0.
6 C
CC
C C C CC. C exchange via a reserve terminal access unit, wherein the protection switch unit includes a multiplexer that has an input for each line and an output, wherein a first connection point in each multiplexer input is connected to a common line via a respective controllable signal forwarding device, wherein each input is also connected to an externally controlled switch means for controlling said first signal forwarding device to forward to the common line a signal or at least a part of said signal delivered to said input, and wherein the common line is a first transmission line which is also connected to a first connection point in the multiplexer output.
"Comprises/comprising" when used in this specification is taken to specify the presence of stated features, integers, steps or components but does not preclude the presence or addition of one or more other features, integers, steps, components or groups thereof.
BRIEF DESCRIPTION OF THE DRAWINGS Preferred embodiments of the invention will now be described with reference to the accompanying drawings, in which Fig. 1 is a block schematic of an inventive telecommunications system; Fig. 2 is a circuit diagram of an inventive multiplexer; and Fig. 3 is a circuit diagram of an alternative embodiment of the multiplexer 20 shown in Fig. 2.
0° 000° 0 0e 0@ 0 0 000 DETAILED DESCRIPTION OF PREFERRED
EMBODIMENTS
Fig. 1 is a block schematic of a telecommunications system which operates with CMI-signals transmitted at transmission speeds in the range of about 140-155 Mb/s. This system includes an exchange 1 which communicates with a plurality of signal conductors or lines. Each signal is connected to a protection unit 2 (PU Protection Unit). Although only eight protection units are shown in Fig. 1, it will be understood that these units may be fewer or more in number. Signals incoming to and outgoing from the protection units 2 are denoted with arrows that point towards and away from respective units 2. Each protection unit 2 is connected to the exchange 1 via a respective terminal access unit 3 (TAU), of which only eight are shown even though these units will actually be sixteen in number. The modus operandi of these terminal access units 3 plays no part in the present invention and is well known to the *too 4
S
WO 96/38939 PCT/SE96/00658 6 person skilled in this art and need not therefore be explained in great detail. It should be mentioned, however, that these terminal access units 3 are relatively complicated and expensive and have such a high fault frequency as to necessitate some form of protective switch. In order to avoid a signal conductor becoming unusable, there is provided a reserve terminal access unit 5 which when one of the regular terminal access units 3 is inoperative is switched-in to replace this unit. The reserve terminal access unit 5 is connected between the exchange 1 and a protection switch unit 4 (PSU). This protection switch unit is connected to each protection unit 2. The main duty of the protection units 2 is to convert single signals incoming to the terminal access units 3 and to the protection switch unit 4 into differential signals, and to convert differential signals outgoing from the exchange 1 via the terminal access units 3 and the protection switch unit 4 to single signals. The protection switch unit 4 includes a multiplexer or selector and a demultiplexer. The multiplexer functions to receive all of the signals incoming on the conductors and to selectively forward one of said signals, and the demultiplexer functions to receive a signal outgoing from the exchange 1 and to forward this signal to a selected signal conductor.
Fig. 2 illustrates an embodiment of an inventive multiplexer, wherein only two inputs are shown for the sake of simplicity, although it will be understood that the multiplexer will normally have sixteen inputs. A first of the inputs has a first and a second connection point IN1+ and IN1-. The first connection point IN1+ of the first input is connected to a first signal forwarding conductor device Q2 via a resistor R2, said device Q2 being an RF transistor in the illustrated case. The resistor R2 is connected to the emitter of the transistor Q2 in the illustrated case. The base of the transistor Q2 is connected via a resistor R9 to a voltage source VBB which has an internal impedance such that the base is earthed with respect to the signal delivered to the connection point IN1+. The collector of the transistor Q2 is connected via a resistor R41 to a transmission line or conductor TLINE_1 provided in a multiplexer circuit board. The transmission line TLINE_1 is terminated at both ends with a respective WO 96/38939 PCTISE96/00658 7 resistor R12 and R44, which in turn are connected to a voltage source VCC. The voltage source VCC may have the same voltage as the voltage source VBB.
The second connection point IN1- of the first input is connected to a second transmission line TLINE_2 mounted on the multiplexer circuit board via a resistor R4, an RF-transistor Q3 and a further resistor R43, similar to the first connection point IN1-.
The base of the transistor Q3 is connected to the voltage source VBB via a resistor R11. The other end of the TLINE_2 is terminated with a resistor R7 and a resistor which are connected to the voltage source VCC. Respective emitters of the first and second transistors Q2 and Q3 are connected to one end of a first externally controlled switch means S2 via a respective resistor R31 and R33. The other end of the switch S2 is connected to earth.
The connection points IN2+ and IN2- of a second input are connected to the first and the second transmission lines TLINE_I and TLINE_2 respectively in exactly the same way, via a resistor R1, an RF-transistor Q1 and a resistor R40, and via a resistor R3, an RF-transistor Q4 and a resistor R42. Respective bases of the transistors Q1 and Q4 are connected to the voltage source VBB via a respective resistor R8 and Respective emitters of the transistors Q1 and Q4 are connected to a second externally controlled switch S1 via respective resistors R30 and R32 in exactly the same way as with the first input, said switch S1 also being connected to earth similar to the switch S1.
The transistors Q1, Q2, Q3 and Q4 and associated components are so placed along the transmission lines TLINE_I and TLINE_2 that mismatches and reflections will be minimal. In reality, further inputs are correspondingly placed along said transmission lines TLINE_I and, TLINE_2.
A differential amplifier DAMP has one input and is connected to the first transmission line TLINE1_I at a first connection point +1 therein adjacent the resistor R44 and to the WO 96/38939 PCTSE96/00658 8 second transmission line TLINE_2 at a second connection point -1 adjacent the resistor The amplifier D_AMP has an output which has two connection points +0 and -0 which are each connected to a respective connection point OUT+ and OUT- in the output. The amplifier DAMP may also include the resistors R44 and In the preferred embodiment, each of the transmission lines TLINE 1 and TLINE_2 has the form of a microstrip included in the board circuitry and to which the transistors are connected. These microstrips are preferably rectilinear, have identical lengths and are essentially of unitary width. An important feature of this embodiment, however, is that the two transistors at each input have equally long paths to the connection points +1 and -1 in the input of the amplifier D_AMP. The transmission lines TLINE 1 and TLINE_2 may optionally be slightly narrower at those points where the transistors are connected, so as to match the impedance of a microstrip to the additional capacitance that is supplied by a passive transistor. Alternatively, the impedances of respective transmission lines can be matched to the capacitances of the passive transistors by choosing the values of the terminating resistors R7, R12, R44 and R55 so as to correspond to the transmission lines having the additional distributed capacitances that the inputs supply.
Another conceivable variant of the transmission lines are parallel plane lines (stripline) disposed in intermediate layers of the circuit board. This transmission line embodiment, however, would require the transistors to be connected to said lines by means of bushings or throughlets, which would make the matching problem slightly more difficult to resolve than when the transistors are connected to a microstrip. However, the inputs and outputs of the multiplexer are often arranged in the form of parallel plane lines that extend through the interior of the circuit board.
The multiplexer illustrated in Fig. 2 functions with differential signals, which results in less distortion in the signals leaving the multiplexer. The multiplexer operates as follows: Two input signals are received on a respective input IN1+, IN1- and IN2+ IN2- WO 96/38939 PCT/SE96/00658 9 (only two inputs are shown for the first circuit, although in reality sixteen input signals are normally received via sixteen inputs. Other numbers of signals may be received however, such as four or eight for instance.) One of the inputs, such as the first input for instance, is activated by the first externally controlled switch S2, which activates the transistors Q2 and Q3 connected to the input when said input is closed. The second input is passive, i.e. the second switch S1 is off.
The switches may comprise any one of a number of different designs known to the person skilled in this art, and may have the form of transistors for instance. The switches S1 and S2 are controlled by a control circuit arranged in the protection switch unit and functioning to close a switch depending on which of the aforesaid terminal access units is inoperative. This switching function may also be accomplished directly from the aforesaid exchange. When the switch S2 is closed, the transistors Q2 and Q3 are biassed and the input signal is forwarded through the transistors Q2 and Q3 to the transmission lines TLINE_I and TLINE_2. The signal propagates in both directions on the transmission lines TLINE _I and TLINE_2 and one half of the signal, which has essentially one half of the amplitude of the input signal, is received in the amplifier D_AMP. For the reason mentioned above, this amplifier could equally as well be placed in the other end of the transmission lines TLINE_1 and TLINE_2. Because of the terminating resistors R7, R12, R44 and R55, mismatching at the active input connection points to the transmission lines TLINE_ 1 and TLINE_2 will not result in reflections. The amplifier DAMP then amplifies the signal such that the output signal will obtain the same signal level as the input signal. Amplification of the amplifier D_AMP can also be adapted to take into account losses in cables and electrical contacts.
The earthed base stages in the transistors Q2 and Q3 in the active input give a precise terminating impedance, since this is determined in the most part by the emitter series resistance when the biassing current is sufficiently high. This gives good termination of incoming signals and therewith prevents reflections. The collector output impedance WO 96/38939 PCT/SE96/00658 will be high in relation to the load to be driven, in other words the transmission line. Any variation that may occur in the collector impedance will have very little affect on signal quality and the level of the output signal.
s Crosstalk from passive inputs will be low, since the current to the transistors of the passive inputs is cut off and because the bases of said transistors function as cut-offs.
Furthermore, when the voltage source is switched off, only noise and crosstalk from the lines need be blocked.
The transistors Q1, Q2, Q3 and Q4 may alternatively be coupled differently to that described. In this variant, each connection point in each input is connected to a respective base via a respective resistor and to the voltage source VBB via a respective resistor. In this regard, the emitters of the transistors at respective inputs must be mutually connected by further resistors. This solution thus requires more components in the multiplexor than was earlier the case and also requires the provision of extra components such as capacitors and chokes in order to be able to activate the multiplexor from the remote end, ie the end from which the signal arrives. Moreover, the capacitance between the base and the emitter of the transistors results in greater crosstalk than in the earlier described case.
It is also difficult to obtain good signal quality.
In an alternative embodiment, shown in Fig. 3, the transistors are replaced with PINdiodes D2, D1, D4 and D3, each of which has its cathode connected to a respective connection point IN1+, IN2+, IN1- and IN2- in the input via a respective resistor R2, R1, R4 and R3, while the anodes of said diodes are connected directly to a respective transmission line TLINE _I and TLINE_2. This circuit lacks the voltage source VBB and the resistors connected between said voltage source and respective transistor bases in the Fig. 2 embodiment. Furthermore, resistors R31, R30, R33 and R32 connected between the switches S1, S2 and the connection points are replaced with impedances Z31, Z30, Z33 and Z32. The circuits are identical in all other respects and all remaining WO 96/38939 PCT/SE96/0065 8 11 reference signs have the earlier significance. In the case of the Figure 3 embodiment, the terminating impedance is determined in an active input, for instance the first input of the series resistors R2 and R4, the impedances Z31, Z33 and the series resistance in the diodes D2 and D4 and all following transmission lines with terminations. The impedances may be in the form of just a resistor or as a resistor in series with an inductor. Resistors in series with an inductor give a high impedance, which means that all current to the diodes D1, D2, D3 and D4 will also go out to the transmission lines TLINE_1 and TLINE_2. Mismatching between diode and transmission line will be much greater in this embodiment than in the Figure 2 embodiment. However, no reflections will be generated provided that matching in the remaining connection points of the transmission lines is good. Variation in diode resistance from diode to diode does not affect the input impedance to the transmission lines to any appreciable extent.
Claims (25)
1. In multiplexing processes, a method of selecting an output from a plurality of input signals, wherein at least two input signals are received on inputs corresponding to said signals, wherein one of the input signals or at least a first part of one of said signals from a first connection point in one of the inputs is conducted selectively to a first transmission line via a first controllable signal forwarding device, and wherein said input signal or said first part of said input signal is obtained from said first transmission line as an output signal or a first part of an output signal of good signal quality.
2. A method according to Claim 1, characterised in that the input signals each include a first and a second part and the output signal also includes a first and a second part, wherein the second part of said input signal is conducted, at the same time as the corresponding first part, from a second connection point in oo, said one input to a second transmission line via a second controllable signal 15 forwarding device; and in that the second part of the output signal is obtained from said second transmission line.
3. A method according to any of the preceding claims, characterised by controlling the signal forwarding devices connected to the inputs to forward the input signals from the inputs to said transmission lines by an externally controlled switch corresponding to each input. 0
4. A method according to any one of the preceding claims, characterised by S amplifying the output signal obtained from said transmission lines.
A multiplexer having at least two inputs and an output wherein a first 0 connection point in each input is connected to a common line via a respective first controllable signal forwarding device, wherein there is connected to each input an externally controlled switch which functions to control said first signal forwarding device to forward a signal or a first part of a signal delivered to said input to said common line, and wherein the common line is a first transmission line which is also connected to a first connection point in the output.
6. A multiplexer according to claim 5, characterised in that a second connection point in each input is connected to a second transmission line via a respective second controllable signal forwarding device, wherein said second transmission line is connected to a second connection point in the output, and wherein said switch also controls said second signal forwarding device.
7. A multiplexer according to claim 5 or 6, characterised in that each of said transmission lines is a microstrip mounted in a circuit board of the multiplexer.
8. A multiplexer according to any one of claims 5 to 7, characterised in that each of the transmission lines is a parallel plane conducted mounted in a circuit board of the multiplexer.
9. A multiplexer according to any one of claims 5 to 8, characterised by an :15 amplifier connected between one end of the transmission lines and the output for amplifying the signals obtained from said transmission lines.
A multiplexer according to any one of claims 5 to 9, characterised in that the signal forwarding devices are transistors, wherein the emitter is connected to the connection points in corresponding inputs via a resistor, the collector is connected to the transmission lines, and the base is earthed with respect to the signal delivered to the connection point in a corresponding input.
11. A multiplexer according to any one of claims 5 to 9, characterised in that the signal forwarding devices are diodes.
12. A multiplexer according to any one of claims 5 to 11, characterised in that the transmission lines are terminated with a respective resistor.
13. A protection switch unit including a multiplexer, which has at least two points and an output, wherein a first connection point in each multiplexer input is connected to a common line via a respective first controllable signal forwarding device, wherein also connected to each input is an externally controllable switch means which functions to control said first signal forwarding device to forward to the common line a signal or at least a part thereof applied to the input, and wherein the common line is a first transmission line which is also connected to a first connection point in the multiplexer output.
14. A unit according to claim 13, characterised in that a second connection point in each multiplexer input is connected to a second transmission line via a respective second controllable signal forwarding device, wherein second transmission lines are connected to a second connection point in the multiplexer output, and wherein said switch means also function to control said second signal forwarding devices.
15 15. A unit according to any one of claim 13 or claim 14, characterised by an amplifier connected between one end of the transmission lines and the multiplexer output for amplifying signals obtained from said transmission lines. o
16. A unit according to any one of claims 13 to 15, characterised in that the signal forwarding devices at each multiplexer input are transistors, wherein the emitter is connected to the connection point in respective inputs via a respective resistor, wherein the collector is connected to the transmission line and wherein S the base is earthed with respect to the signal delivered to the connection point in a corresponding input. .S
17. A unit according to any one of claims 13 to 15, characterised in that the 25 signal forwarding devices are diodes.
18. A unit according to any one of claims 13 to 17, characterised in that the multiplexer transmission lines are mounted on a multiplexer circuit board and terminated with a respective resistor.
19. A telecommunications network that includes two or more lines connected to an exchange via a respective terminal access unit, wherein each line is also connected to a protection switch unit which, in turn, is connected to the exchange via a reserve terminal access unit, wherein the protection switch unit includes a multiplexer that has an input for each line and an output, wherein a first connection point in each multiplexer input is connected to a common line via a respective controllable signal forwarding device, wherein each input is also connected to an externally controlled switch means for controlling said first signal forwarding device to forward to the common line a signal or at least a part of said signal delivered to said input, and wherein the common line is a first transmission line which is also connected to a first connection point in the 9 15 multiplexer output. o*P• *S
20. A telecommunications network according to claim 19, characterised in S. that a second connection point in each input of the multiplexer included in the protection switch unit is connected to a second transmission line via a respective second controllable signal forwarding device, wherein said second transmission line is connected to a second connection point in the multiplexer o output, and wherein said switch also controls said second signal forwarding device.
21. A telecommunications network according to any one of claims 19 or characterised by an amplifier connected between one end of the transmission lines and the multiplexer output for amplifying signals obtained from said transmission lines.
22. In multiplexing processes, a method of selecting an output from a plurality of input signals substantially as herein described with reference to the accompanying drawings.
23. A multiplexer substantially as herein described with reference to the accompanying drawings.
24. A protection switch unit substantially as herein described with reference to the accompanying drawings. A telecommunications network substantially as herein described with reference to the accompanying drawings. DATED THIS 26th day of February, 1999 TELEFONAKTIEBOLAGET L M ERICSSON *e WATERMARK PATENT TRADEMARK ATTORNEYS 290 BURWOOD ROAD HAWTHORN VICTORIA 3122 15 AUSTRALIA DOC
25 A RCS/RLT/SH DOC 25 AU6019496.WPC
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE9502011 | 1995-06-01 | ||
SE9502011A SE504521C2 (en) | 1995-06-01 | 1995-06-01 | Multiplexer, protective switching unit, telecommunication network and method of multiplexing |
PCT/SE1996/000658 WO1996038939A1 (en) | 1995-06-01 | 1996-05-22 | Multiplexer, protection switch unit, telecommunications network and a multiplexing related method |
Publications (2)
Publication Number | Publication Date |
---|---|
AU6019496A AU6019496A (en) | 1996-12-18 |
AU705474B2 true AU705474B2 (en) | 1999-05-20 |
Family
ID=20398485
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AU60194/96A Ceased AU705474B2 (en) | 1995-06-01 | 1996-05-22 | Multiplexer, protection switch unit, telecommunications network and a multiplexing related method |
Country Status (8)
Country | Link |
---|---|
EP (1) | EP0872055A1 (en) |
JP (1) | JPH11507479A (en) |
KR (1) | KR19990022025A (en) |
CN (1) | CN1185877A (en) |
AU (1) | AU705474B2 (en) |
CA (1) | CA2220966A1 (en) |
SE (1) | SE504521C2 (en) |
WO (1) | WO1996038939A1 (en) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5146113A (en) * | 1990-03-09 | 1992-09-08 | Fujitsu Limited | Semiconductor integrated circuit having an oriented resistance pattern |
WO1993017500A1 (en) * | 1992-02-20 | 1993-09-02 | Northern Telecom Limited | Differential ecl circuit |
US5281934A (en) * | 1992-04-09 | 1994-01-25 | Trw Inc. | Common input junction, multioctave printed microwave multiplexer |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04286230A (en) * | 1991-03-14 | 1992-10-12 | Fujitsu Ltd | Living/spare line switching system |
GB9405771D0 (en) * | 1994-03-23 | 1994-05-11 | Plessey Telecomm | Telecommunications system protection scheme |
-
1995
- 1995-06-01 SE SE9502011A patent/SE504521C2/en not_active IP Right Cessation
-
1996
- 1996-05-22 KR KR1019970708504A patent/KR19990022025A/en not_active Application Discontinuation
- 1996-05-22 JP JP8535992A patent/JPH11507479A/en active Pending
- 1996-05-22 CA CA002220966A patent/CA2220966A1/en not_active Abandoned
- 1996-05-22 WO PCT/SE1996/000658 patent/WO1996038939A1/en not_active Application Discontinuation
- 1996-05-22 AU AU60194/96A patent/AU705474B2/en not_active Ceased
- 1996-05-22 EP EP96917756A patent/EP0872055A1/en not_active Withdrawn
- 1996-05-22 CN CN96194247A patent/CN1185877A/en active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5146113A (en) * | 1990-03-09 | 1992-09-08 | Fujitsu Limited | Semiconductor integrated circuit having an oriented resistance pattern |
WO1993017500A1 (en) * | 1992-02-20 | 1993-09-02 | Northern Telecom Limited | Differential ecl circuit |
US5281934A (en) * | 1992-04-09 | 1994-01-25 | Trw Inc. | Common input junction, multioctave printed microwave multiplexer |
Also Published As
Publication number | Publication date |
---|---|
SE9502011L (en) | 1996-12-02 |
SE504521C2 (en) | 1997-02-24 |
EP0872055A1 (en) | 1998-10-21 |
CA2220966A1 (en) | 1996-12-05 |
AU6019496A (en) | 1996-12-18 |
WO1996038939A1 (en) | 1996-12-05 |
CN1185877A (en) | 1998-06-24 |
KR19990022025A (en) | 1999-03-25 |
SE9502011D0 (en) | 1995-06-01 |
JPH11507479A (en) | 1999-06-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4654610A (en) | PIN diode switched RF signal attenuator | |
US5347239A (en) | Step attenuator | |
US4086534A (en) | Circuit for wire transmission of high frequency data communication pulse signals | |
US5778306A (en) | Low loss high frequency transmitting/receiving switching module | |
WO1993014564A1 (en) | Programmable gain amplifier | |
FI100284B (en) | Coupling device with cascade coupling sections | |
KR100674742B1 (en) | High-frequency switch circuit device | |
AU705474B2 (en) | Multiplexer, protection switch unit, telecommunications network and a multiplexing related method | |
US6215856B1 (en) | Dual mode monitor module | |
US3655920A (en) | Electrical communication switching network | |
AU705430B2 (en) | Demultiplexer, a protection switch unit, a telecommunication network and a method of demultiplexing | |
JP4602543B2 (en) | Reconfigurable switch matrix, especially for outer space | |
US4568884A (en) | Circuit arrangement comprising an amplifier and an electronic selector switch | |
US5923207A (en) | Complementary multiplexer with low disabled-output capacitance, and method | |
EP0222910A1 (en) | Active microwave switcher | |
US6611070B2 (en) | Electronic switch member having one inlet and a plurality of outlets, and application thereof to a switch matrix | |
JPH08254548A (en) | Preamplifier for multiplexed instrumentation | |
KR20040017345A (en) | A transmission lines arrangement | |
US6518822B1 (en) | High-frequency switch | |
Le Fevre et al. | A 100 Mb/s multi-LAN crosspoint chip set for cable management | |
USRE27798E (en) | Electrical communication switching network | |
EP1091600A2 (en) | Combined selector switch and serial multi-Gb/s data pulse receiver | |
CA2269922A1 (en) | Method of establishing a redundant mesh network using a minimum number of links |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MK14 | Patent ceased section 143(a) (annual fees not paid) or expired |