AU7033687A - Apparatus and method for providing a settling time cycle for a system bus in a data processing system - Google Patents
Apparatus and method for providing a settling time cycle for a system bus in a data processing systemInfo
- Publication number
- AU7033687A AU7033687A AU70336/87A AU7033687A AU7033687A AU 7033687 A AU7033687 A AU 7033687A AU 70336/87 A AU70336/87 A AU 70336/87A AU 7033687 A AU7033687 A AU 7033687A AU 7033687 A AU7033687 A AU 7033687A
- Authority
- AU
- Australia
- Prior art keywords
- providing
- data processing
- time cycle
- settling time
- processing system
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
- G06F13/4068—Electrical coupling
- G06F13/4072—Drivers or receivers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
- G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Bus Control (AREA)
- Small-Scale Networks (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US82377486A | 1986-01-29 | 1986-01-29 | |
US823774 | 1986-01-29 |
Publications (1)
Publication Number | Publication Date |
---|---|
AU7033687A true AU7033687A (en) | 1987-08-25 |
Family
ID=25239674
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AU70336/87A Abandoned AU7033687A (en) | 1986-01-29 | 1987-01-29 | Apparatus and method for providing a settling time cycle for a system bus in a data processing system |
Country Status (7)
Country | Link |
---|---|
EP (1) | EP0290472A1 (en) |
JP (1) | JPH01501426A (en) |
AU (1) | AU7033687A (en) |
CA (1) | CA1278100C (en) |
ES (1) | ES2002950A6 (en) |
IL (1) | IL81423A (en) |
WO (1) | WO1987004827A1 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2657740A1 (en) * | 1990-01-26 | 1991-08-02 | Sgs Thomson Microelectronics | METHOD AND CIRCUIT FOR CONTROLLING AN INTEGRATED CIRCUIT OUTPUT BUS. |
US6188249B1 (en) * | 1998-06-30 | 2001-02-13 | Sun Microsystems, Inc. | Asymmetric arbiter with fast signal path |
US7203779B2 (en) * | 2002-01-30 | 2007-04-10 | Stmicroelectronics, Inc. | Fast turn-off slow turn-on arbitrator for reducing tri-state driver power dissipation on a shared bus |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4186379A (en) * | 1977-04-28 | 1980-01-29 | Hewlett-Packard Company | High-speed data transfer apparatus |
US4249093A (en) * | 1978-09-06 | 1981-02-03 | Lockheed Electronics Co., Inc. | Multiple request arbitration circuit |
-
1987
- 1987-01-28 CA CA000528363A patent/CA1278100C/en not_active Expired - Fee Related
- 1987-01-28 ES ES8700201A patent/ES2002950A6/en not_active Expired
- 1987-01-29 EP EP87901790A patent/EP0290472A1/en not_active Withdrawn
- 1987-01-29 JP JP62501334A patent/JPH01501426A/en active Pending
- 1987-01-29 IL IL81423A patent/IL81423A/en not_active IP Right Cessation
- 1987-01-29 WO PCT/US1987/000181 patent/WO1987004827A1/en not_active Application Discontinuation
- 1987-01-29 AU AU70336/87A patent/AU7033687A/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
WO1987004827A1 (en) | 1987-08-13 |
JPH01501426A (en) | 1989-05-18 |
IL81423A0 (en) | 1987-08-31 |
CA1278100C (en) | 1990-12-18 |
EP0290472A1 (en) | 1988-11-17 |
IL81423A (en) | 1991-06-10 |
ES2002950A6 (en) | 1988-10-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU3022589A (en) | Bus arbitration method and apparatus | |
EP0276428A3 (en) | An electronic calendaring method for use in data processing system | |
GB2229298B (en) | System and method applicable to vehicles for communicating between data processing stations | |
EP0276424A3 (en) | Electronic calendaring method for use in a data processing system | |
EP0276429A3 (en) | Electronic calendaring method for use in a data processing system | |
EP0241678A3 (en) | Method for self-configuring terminals in a data processing system | |
EP0149451A3 (en) | Apparatus and method for reconfiguring a memory in a data processing system | |
AU1707988A (en) | Apparatus and method for determining access to a bus | |
EP0237014A3 (en) | Method for implementing an on-line presentation in an information processing system | |
AU3500389A (en) | A method for maintaining a correct time in a distributed processing system | |
AU1748288A (en) | Data processing system and method | |
EP0127772A3 (en) | Method and apparatus for processing messages in a computing system | |
GB2227144B (en) | System and method applicable to vehicles for communicating between data processing stations | |
EP0261335A3 (en) | Test method and apparatus for a distributed processing system | |
AU1081492A (en) | A method and apparatus for processing information | |
AU7026387A (en) | Apparatus and method responding to an aborted signal exchange between subsystems in a data processing system | |
EP0269995A3 (en) | Parallel data processing apparatus and method | |
GB2237908B (en) | Method and apparatus for parallel processing data | |
AR244445A1 (en) | Method and apparatus for a rapid interconnection to a computer bus | |
IL91929A0 (en) | Apparatus and method for data acquisition and processing | |
DE3377821D1 (en) | Apparatus and method for buffering data in a data processing system | |
GB2236460B (en) | Apparatus and method for transferring data along a serial data bus | |
AU7033687A (en) | Apparatus and method for providing a settling time cycle for a system bus in a data processing system | |
IL93964A0 (en) | Method for processing an instruction sequence in computer systems | |
GB2174517B (en) | Apparatus and method for utilizing an auxiliary data memory unit in a data processing system having separate program and data memory units |