AU680033B2 - Thermal line-printer head - Google Patents

Description

Our Ref: 527019 P/00/0IlI Regulation 3:2

AUSTRALIA

Patents Act 1990

ORIGINAL

COMPLETE SPECIFICATION STANDARD PATENT C C*C 9 r Ct ti it Ct e iii I it it I Ott 9 6 9 Applicant(s): Address for Service: Invention Title: Societe d'Applications Generales d'Electricite et de Mecanique Sagem 6 Avenue d'Iena F-75783 PARIS CEDEX 16

FRANCE

DAVIES COLLISON CAVE Patent Trade Mark Attorneys Level 10, 10 Barrack Street SYDNEY NSW 2000 Thermal line-printer head Tile following statement is a full description of this invention, including the best method of performing it known to me: 5020 F:\NWPDOCSMAP\SPEC1\527019.DH -115197 14 -1- THERMAL LINE-PRINTER HEAD The present invention relates to a thermal head for lineprinting apparatus such as a facsimile machine or even a simple printer, for example.

A thermal line-printing head is used for printing almost simultaneously all the points in a line, which makes high-speed printing possible.

For example, when used in a facsimile machine, the head includes a large number of heating elements which carry out thermal printing under the control of an equal number of activation bits. These bits are stored in a shift register having an equal number of outputs which individually control 15 the heating elements, while a line is being printed. Thus the i points in the line may be printed simultaneously in nresponse c to the activation bits.

Since simultaneous printing of a large number of points would generate a current flow which would exceed the allowed Ll power supply rating of the facsimile machine, the register controlling the heating elements is logically divided into i Iblocks which are activated one after another in order to print line segments or portions which together constitute the line to be printed. j Such an arrangement commensurately multiplies the printing j time of a line, which is detrimental to the aim in question, ii namely to obtain high-speed line printing.

The present invention aims 'o increase this printing speed.

i P:\WPDOCS\MAP\SPECI\527019.DH 8/5/97 -2- In accordance with. the present invention, there is provided a line head thermal printing apparatus including a plurality of printing heating elements, individual activation means and memory points of a printing register, the printing heating elements being designed to print, under the control of the individual activation means which are themselves activated by means of the memory points of the printing register, successive lines of points on a medium to be printed which is driven in advance against a head of the apparatus, which apparatus includes addressing means for individual deactivation of the I memory points.

10 It is thus possible, when the number of points to be printed on a line is limited, simultaneously to print all the points, while, in the prior art, a fixed duration was Z C 4 reserved for each control block, even if it contained only a single point to be printed.

CC o It will further be noted that, in the event that an excessive number of points is to be C printed, the supply of individual control signals which activate the printing elements can be provisionally suspended until other heating elements become inactive.

In addition, the heating duration of each heating element can be modulated, that is to say that the head makes it possible to reconstruct black points whose size depends on this Sduration and which appear, with their periphery remaining blank, as grays with o 20 adjustable intensity.

In order to minimize the number of addressing links, it is preferable for the write i addressing means to include a demultiplexer for addressing the memory points. i In order to make it possible to print black points with a size less than that of a pixel (image element), equivalent to addressing means, designed to receive as input signals respectively representing gray intensities of the points to be printed. However, for the same purpose, the addressing and activation control means may be designed to simultaneously manage the heating duration settings of several printing elements.

The invention will be better understood with the aid of the following description of two preferred embodiments of the line C' .'Go head thermal printing apparatus of the invention, with reference to the attached drawing, in which: Figure 1 is a block diagram of the printing head in the t. first embodiment, Figure 2 is a diagram of the times of control signals of the printing head in Figure 1, Figure 3 is a block diagram of the above printing head and °sfo° of control logic for this head, C Figure 4 is a block diagram of the second embodiment, i I Figure 5 is a more detailed diagram than that in Figure 4, I and Figure 6 illustrates the development, as a function of time t, of the statn of activation memory points.

The thermal printing apparatus of the invention includes, in its first embodiment, a thermal head 1 represented in Figure 1, of which a row of 1728 printing heating elements, given the overall reference 2, interacts with a thermal-transfer printing

-I'M

I -4inking ribbon, not shown, applied onto a medium to be printed consisting of paper and driven in advance against the head 1.

The printing elements 2 are connected to a +24 volts supply line 3 and are controlled by individual amplifiers/switches 4 each controlled by an individual activation bit stored in a memory point 6, here of the "D"-type flip-flop, of a printing buffer register 5 with parallel inputs and outputs including an ordered array of 1728 such memory points 6. A demultiplexer circuit 10 includes eleven address inputs, referenced 11, and 1728 outputs respectively connected to 1728 clock inputs belonging respectively to the 1728 memory points 6.

The 1728 memory points 6 respectively include 1728 data bit inputs 8A connected to a common link 8. An input 9 is here provided, connected to all the memory points 6, allowing simultaneous resetting of them all, that is to say forcing them into one and the same predetermined state, here a logic level S 0 referred to as inactive, for which the heating elements 2 are not supplied with current through the amplifiers 4.

The flip-flops of the memory points 6 may, for example, be made by means of integrated circuits in TTL or CMOS technology, of type 7474, while the demultiplexer 10 may similarly be made by means of several integrated circuits of type 74154 or 74HC154 and with a logic for selecting a single one of them, acting on an address input then used as validation input, the corresponding outputs of the 74 (HC) 154 circuit being then unused. It would have been possible to provide flip-flops Ji of type JK, dividing ty two, and not flip-flops, which would have avoided the necessity of the data link 8 since each addressing of such a divider flip-flop would be sufficient to make it change state.

The above integrated circuits are available from the companies TEXAS INSTRUMENTS or MOTOROLA.

In order to command the activation of a heating element 2, a corresponding address in the row is applied briefly to the address inputs 11, the link 8 having previously been set to the '.logic level 1 (Figure The output of the demultiplexer which is connected to the clock input 7 of the memory-point 6 of the heating element 2 in question supplies a pulse for the duration of application of the address to the address inputs l, which has the effect of opening a gate, not shown, for tp5 individual activation of a heating element 2, which reads the r~so logic level of the data link 8 and commands the storage, in the memory point 6 in question, of a bit having the logic level 1 kpresent on the data link 8.

The deactivation of a memory point 6 takes place in similar manner, the link 8 being then set to the logic level 0.

The bit contained in each memory point 6 is thus an activation bit for the heating elements 2, which can have two states, namely an active state, here the logic level 1, and an inactive state, here the logic level 0.

Thus, in Figure 2, which is a temporal diagram of the above signals, the memory point 6 with address "one" is addressed i t -6briefly within a period TI of a sequence Tl (1 integer 1 to by setting to 1 the least significant address bit AO applied to the address inputs 11, the other bits, not all shown, being at the level 0, which generates a pulse on the clock input 7 of the memory point 6 with address "one", the logic level, or state, of which is represented by the signal 21.

During the following period T2, another memory point 6, here with address "three", is addressed, the two least-significant 9 address bits, AO and Al, passing to the level 1 to provide the binary address 11, or three in decimal. The signal 23 represents the logic level of the bit contained in the memory point with address "three". The initial states of the memory points 6 have here been assumed to be the state 0.

'15 In this example, the memory point with address "three" returns to 0 during the period T3, while the memory point with address "one" returns to 0 in period T4. Simultaneous, or I interlaced, management of several memory points 6 is thus produced by virtue of the distribution of the time t into segments or periods T1.

It will be understood that, for the purpose of clarity, the control pulses appearing from one period TI-T4 to the other return to the state 0, while in practice the data link 8 remains at the same level during each period T1-T4 and is read, by sampling, by an active edge, here falling, of the clock signal 7. Because of this, the periods TI-T4 are limited to a J 1,1 1- 4 -7few tens of nanoseconds, which makes it possible to control all the memory points 6 in a time much less than the milliseconds provided by the standards for printing a line.

The activation duration of each heating element 2 can thus be regulated by sending an activation command followed, after the desired duration, by the sending of a deactivation command which returns the activation bit to 0. It will be noted that the resetting link 9 makes it possible, if so desired, to simplify the sending of the commands of the register 5, by providing simultaneous deactivation of all the activation bits, their activation instant being determined accordingly. It would, similarly, have been possible to provide for the amplifiers 4 or the memory points 6 to be inverters, or alternatively for the link 9 to allow all the bits of the printing register 5 to be forced to 1. In this case, all the bits of the printing register 5 could be simultaneously set in the active state at the start of printing a line, on condition that they be individually deactivated almost instantaneously if they correspond to blank points or, if not, after the desired printing duration.

The regulation of the activation time of the heating elements 2 makes it possible to choose the temperature which they reach, as well as the time of the thermal diffusion to the ink and the transfer time when the ink has melted.

Because of this, the regulation of the activation duration makes it possible to modulate the quantity of ink deposited on

I

the paper at each point, that is to say to obtain black points of reduced size, each surrounded by a remaining blank r.which simulates grays with independent intensities ft o.

point to another.

The circuit 31 in Figure 3 controls the multiplexer 10 by emitting the desired addresses at the appropriate time. For this purpose, a reception link 32 supplies a sequence of binary signals representing numbers, coded in this example, ranked according to the order of the points to be printed, i.f respectively representing gray intensities of the points of a line to be printed.

*:4 In this example, each number is proportional to the desired gray intensity, the number "zero" indicating the presence of a blank point and the coding corresponding to the conventional binary coding. The circuit 31 stores this sequence of numbers t in a shift register 33 with parallel outputs then reads them successively in a partial scanning cycle using a multiplexer 34 i addressed by a counter 35 incrementing at the rate of a timebase 39 with period Tl, until finding a number different from zero, indicating a gray to be printed. The address of the counter 35, which corresponds to the relative position of the S number in the row, that is to say the position or address of the memory point 6 in question, is applied to the address inputs 11 of the demultiplexer 10, while the link 8 is set to the level 1 by the circuit 31, in order to activate the corresponding memory point 6, as explained hereinabove. The -i i i t f 7 -9procedure is continued until the last number. The activation instants of the memory points 6, supplied by the timebase 39, could be memorized with each number of the register 33 but, in this case, since they are very close together, only the instant TA of the last activation is noted.

For deactivating the heating elements 6, the multiplexer 34 executes partial scanning cycles of the register 33 and an i arithmetic circuit 37 of the circuit 31 subtracts the value TA stored from the value tj of the current instant, supplied by

S

the timebase 39, and compares the result with the corresponding coded number of the register 33. In the event that this number is reached or exceeded, a deactivation command is emitted, as explained hereinabove.

In the second embodiment, schematically represented in Figure 4, a printing register 45, controlling the heating elements in the same manner as the register 5 in the preceding *example, includes 1728 data inputs for memory points 46 which, through gates 44, are connected to as many outputs of an input register 43 containing, like the register 33, a sequence of binary signals representing stored numbers, themselves also coded in this example, respectively representing gray intensities of the points of a line to be printed.

A control circuit 41 is connected by means of a read circuit 42 of the circuit 41 to the input register 43 and controls the opening of a determined number of gates 44, of determined position, this number of gates being a function of the coded <I ii i rv.

It numbers read from the register 43, as explained further on.

The hatched zones indicate blocks of bits transferred simultaneously, the position of the hatched zones of the register 43 corresponding to that of the hatched zones of the printing register 45, the presence of numbers different from zero, indicating grays, being marked by doubly hatched blocks.

A bit with the same address in the printing register therefore corresponds to a coded number.

Figure 5 shows the diagram of Figure 4 in more detail. The l. read circuit 42 is a multiplexer connected to the M outputs of the input register 43, with M 1728 times the number of bits of each coded number.

Since the numbers of the register 43 are coded in this example, the output of the multiplexer 42 is connected to a transcoder circuit 47 which converts each coded number received into another number, not coded, of predetermined length, including bits for activation to the state 1 at the head, in a ,r number proportional to the intensity of the gray defined by the t corresponding coded number, these uncoded numbers being stored in a memory 48. For clarity, the memory 48 has not been represented in Figure 4 and would therefore be interposed, with the transcoder circuit 47, between the outputs of the input register 43 and the gates 44.

Figure 6 represents three uncoded numbers, each with five bits, relating to three points 46-1, 46-2 and 46-5, the abscissa axis bearing the rank P of the memory points 46 and i.

k f

I

i.

I

1: w *4 t It.

sI S 049908 051094 the ordinate axis bearing the time t. The point 46-1 has only one bit in state 1, so that the gray will be clear, while the point 46-2, having a number with three bits in state 1, will have a medium gray and the point 46-5, with 5 bits in state 1, will be black because it is activated for the maximum duration X provided.

The output of the memory 48 also thus on a counter 49 which detects the presence of activation bits in state 1 and emits a stop signal 50 when it reaches a predetermined value N. The signal 50 has the effect of stopping a common addressing S counter 51 which drives the multiplexer 42 and a demultiplexer S440, equivalent to the demultiplexer 10, connected in output to t *4 the printing register cr d After complete writing of the memory 48, a sequencer circuit 1 52 forces the counter 51 to a determined address value, with Svalue "one" at the start, and starts a cycle of a sequence of reading the first bits of each uncoded word from the memory 48.

i' 0 If the bit read is in state this is recopied into the memory point 4 6 with the same address through the S 20 demultiplexer 40. After N such recopies, the counter 49 emits the stop signal 50, which stops any further sending of to the printing register 45, and the address AS of the last memory point 6 in state 1 is stored by the circuit 52. The circuit 52 then resets the counter 49 to "one" in order to recommence a new cycle, relating to the second bits of the uncoded numbers in the memory 48 and then sends a command for deactivating the

I.I

-12memory points 46 with address "one" to AS, for which the second bit of the uncoded number is in state 0, which is the case for the point 46-1.

Other following cycles, starting from the address "one", make it possible to process the following bits of the same uncoded numbers which, in the end, ensures deactivation of the heating elements 46 with address "one" to AS. Other such sequences of cycles, the first of which starts at the address AS+I make it possible successively to control blocks of variable size (Figure 4) including sets of N memory points 46 i in the activated state, two of which are, as indicated, represented in each case in Figure 4, separated by an arbitrary number of memory points 46 in the inactive state. The writing by the demultiplexer 40 is thus carried out under the control of the addressing means (42, 49) since it is the counter 49 which determines, by the stop signal 50, the extreme addresses of each block of bits.

After writing of the last black point of the line, the bits of the following line to be printed are read from the input register 43, in order to start a new printing.

The reference numerals in the following claims do not in any way limited the scope of the respective claims.

I;

Claims (9)

1. Line head thermal printing apparatus including a plurality of printing heating elements, individual activation means and memory points of a printing register, the printing heating elements being designed to print, under the control of the individual activation means which are themselves activated by means of the memory points of the printing register, successive lines of points on a medium to be printed which is driven in advance against a head of the apparatus, which apparatus includes addressing means for individual deactivation of the memory points. a o c c S-

2. The printing apparatus as claimed in claim 1, wherein the write-addressing means ec c co c 0 include a demultiplexer for addressing the memory points. S 15

3. The printing apparatus as claimed in one of claims 1 and 2, wherein the printing register includes a control input for forcing the memory points into one and the same predetermined state. V 0*9 V*

4. The printing apparatus as claimed in one of claims 1 to 3, wherein control means s t of the write addressing means are provided, designed to receive as input signals respectively representing gray intensities of the points to be printed.

The printing apparatus as claimed in one of claims 1 to 3, wherein control meas of the write addressing means are provided and the individual activation control means comprise a link connected to the memory points of the register.

6. Printing apparatus as claimed in one of claims 4 and 5, wherein the write addressing means and the control means of the write addressing means are designed to simultaneously manage heating duration settings of several printing elements. 0

7. The printing apparatus as claimed in one of claims 4 to 6, wherein read addressing means are provided which are designed to read, from an input memory a LU I determined number of activation bits for activation to an active state of said memory TI 0 FB~ -4 P;\WPDOCS\MAP\SPECI\27019.DH -7/5/97 -14- points for a line to be printed, and the control means of the write addressing means are designed for selection of said activation bits under the control of the read addressing means and for controlling the transfer of said activation bits from the input memory to the printing register.

8. The printing apparatus as claimed in claim 7, wherein a counter is provided for controlling both the read addressing means and the write addressing means.

9. A line head thermal printing apparatus substantially as hereinbefore described with reference to the drawings. DATED this 7th day of May 1997 S .4 0s 0 4 0* *094 D 490 *0 *r 40 4* 40 0 0 04 20 SOCIETE D'APPLICATIONS GENERALES D'ELECTRICITE ET DE MECANIQUE SAGEM By Its Patent Attorney DAVIES COLLISON CAVE 0044 00 *4 4 ABSTRACT Thermal printing apparatus Line head thermal printing apparatus including a plurality of printing heating elements designed to print, under the control of individual activation means 8) and by means of memory points 46) of a printing register successive lines of points on a medium to be printed which is driven in advance against the head which apparatus includes means (10; 40) for individual write addressing of the memory points 46). itit Application to facsimile machines Figure 1 Io c eoot c I i tt |€i 1