AU5679996A - Mos termination for low power signaling - Google Patents

Mos termination for low power signaling

Info

Publication number
AU5679996A
AU5679996A AU56799/96A AU5679996A AU5679996A AU 5679996 A AU5679996 A AU 5679996A AU 56799/96 A AU56799/96 A AU 56799/96A AU 5679996 A AU5679996 A AU 5679996A AU 5679996 A AU5679996 A AU 5679996A
Authority
AU
Australia
Prior art keywords
low power
power signaling
mos
termination
mos termination
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU56799/96A
Inventor
Michael J. Allen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of AU5679996A publication Critical patent/AU5679996A/en
Abandoned legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/16—Modifications for eliminating interference voltages or currents
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/0278—Arrangements for impedance matching
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/028—Arrangements specific to the transmitter end
AU56799/96A 1995-07-03 1996-05-14 Mos termination for low power signaling Abandoned AU5679996A (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/497,919 US5546016A (en) 1995-07-03 1995-07-03 MOS termination for low power signaling
US497919 1995-07-03
PCT/US1996/006932 WO1997002658A1 (en) 1995-07-03 1996-05-14 Mos termination for low power signaling

Publications (1)

Publication Number Publication Date
AU5679996A true AU5679996A (en) 1997-02-05

Family

ID=23978871

Family Applications (1)

Application Number Title Priority Date Filing Date
AU56799/96A Abandoned AU5679996A (en) 1995-07-03 1996-05-14 Mos termination for low power signaling

Country Status (7)

Country Link
US (1) US5546016A (en)
EP (1) EP0836767A4 (en)
KR (1) KR100269012B1 (en)
AU (1) AU5679996A (en)
BR (1) BR9609554A (en)
TW (1) TW324799B (en)
WO (1) WO1997002658A1 (en)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4445846A1 (en) * 1994-12-22 1996-06-27 Sel Alcatel Ag Method and circuit arrangement for the termination of a line leading to an integrated CMOS circuit
US6026456A (en) * 1995-12-15 2000-02-15 Intel Corporation System utilizing distributed on-chip termination
US5719737A (en) * 1996-03-21 1998-02-17 Intel Corporation Voltage-tolerant electrostatic discharge protection device for integrated circuit power supplies
US6008665A (en) * 1997-05-07 1999-12-28 California Micro Devices Corporation Termination circuits and methods therefor
US5994918A (en) * 1997-08-29 1999-11-30 Hewlett-Packard Co. Zero delay regenerative circuit for noise suppression on a computer data bus
US6870419B1 (en) 1997-08-29 2005-03-22 Rambus Inc. Memory system including a memory device having a controlled output driver characteristic
US5949825A (en) * 1997-09-17 1999-09-07 Hewlett-Packard Co. Regenerative clamp for multi-drop busses
US6127840A (en) * 1998-03-17 2000-10-03 International Business Machines Corporation Dynamic line termination clamping circuit
US6426854B1 (en) 1998-06-10 2002-07-30 Intel Corporation Voltage clamp
US6351358B1 (en) * 1998-06-11 2002-02-26 Intel Corporation Stress-follower circuit configuration
US6438636B2 (en) 1998-12-23 2002-08-20 Intel Corporation Updating termination for a bus
US6388495B1 (en) * 2001-02-23 2002-05-14 Sun Microsystems, Inc. Dynamic termination and clamping circuit
US6633178B2 (en) * 2001-09-28 2003-10-14 Intel Corporation Apparatus and method for power efficient line driver
US6670836B1 (en) * 2002-08-15 2003-12-30 Micron Technology, Inc. Differential buffer having bias current gated by associated signal
US6815980B2 (en) * 2003-02-27 2004-11-09 International Business Machines Corporation Termination circuit for a differential transmission line
US6924660B2 (en) 2003-09-08 2005-08-02 Rambus Inc. Calibration methods and circuits for optimized on-die termination
GB2406924B (en) * 2003-10-10 2006-05-24 Advanced Risc Mach Ltd Level shifting in a data processing apparatus
US6980020B2 (en) 2003-12-19 2005-12-27 Rambus Inc. Calibration methods and circuits for optimized on-die termination
US7009894B2 (en) * 2004-02-19 2006-03-07 Intel Corporation Dynamically activated memory controller data termination
US7535279B2 (en) * 2004-12-07 2009-05-19 Analog Devices, Inc. Versatile control pin electronics
US7196567B2 (en) 2004-12-20 2007-03-27 Rambus Inc. Systems and methods for controlling termination resistance values for a plurality of communication channels
US7439760B2 (en) 2005-12-19 2008-10-21 Rambus Inc. Configurable on-die termination
US7486104B2 (en) 2006-06-02 2009-02-03 Rambus Inc. Integrated circuit with graduated on-die termination
WO2008079911A1 (en) 2006-12-21 2008-07-03 Rambus Inc. Dynamic on-die termination of address and command signals
KR100795027B1 (en) * 2007-03-12 2008-01-16 주식회사 하이닉스반도체 Semiconductor integrated circuit and semiconductor package module comprising the same
JP2013534100A (en) 2010-06-17 2013-08-29 ラムバス・インコーポレーテッド Balanced on-die termination
WO2013089773A1 (en) * 2011-12-16 2013-06-20 Intel Corporation Low voltage transmitter with variable output swing
US8729951B1 (en) 2012-11-27 2014-05-20 Freescale Semiconductor, Inc. Voltage ramp-up protection
US9495002B2 (en) * 2014-05-05 2016-11-15 Intel Corporation Apparatuses, methods, and systems for providing a dynamic bias voltage to one or more transistors of a transceiver

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4029971A (en) * 1976-02-13 1977-06-14 Rca Corporation Tri-state logic circuit
US4958132A (en) * 1989-05-09 1990-09-18 Advanced Micro Devices, Inc. Complementary metal-oxide-semiconductor translator
US5027008A (en) * 1990-02-15 1991-06-25 Advanced Micro Devices, Inc. CMOS clamp circuits
GB9006088D0 (en) * 1990-03-17 1990-05-16 Digital Equipment Int Interference suppression
US5023488A (en) * 1990-03-30 1991-06-11 Xerox Corporation Drivers and receivers for interfacing VLSI CMOS circuits to transmission lines
US5223751A (en) * 1991-10-29 1993-06-29 Vlsi Technology, Inc. Logic level shifter for 3 volt cmos to 5 volt cmos or ttl
FR2694851B1 (en) * 1992-08-12 1994-12-23 Sgs Thomson Microelectronics Draw circuit to a determined state of an integrated circuit input.
US5347177A (en) * 1993-01-14 1994-09-13 Lipp Robert J System for interconnecting VLSI circuits with transmission line characteristics
DE69434906T2 (en) * 1993-11-29 2007-08-30 Fujitsu Ltd., Kawasaki Integrated semiconductor circuit and termination device

Also Published As

Publication number Publication date
BR9609554A (en) 1999-03-02
EP0836767A4 (en) 2001-05-09
KR19990028705A (en) 1999-04-15
KR100269012B1 (en) 2000-10-16
EP0836767A1 (en) 1998-04-22
TW324799B (en) 1998-01-11
US5546016A (en) 1996-08-13
WO1997002658A1 (en) 1997-01-23

Similar Documents

Publication Publication Date Title
AU5679996A (en) Mos termination for low power signaling
AU697595B2 (en) Yogurt
AU4780896A (en) Core-board
AU7616396A (en) Substation
AU6041196A (en) Alkali-metal-ion conducting electrolytes
AU1030997A (en) Taphane
AU5646596A (en) Subtilisin variants
AU4996696A (en) 2-benzyl-3-arylbenzothiophenes
AU2850497A (en) Block former
AU5147496A (en) Fucopeptides
AU1663497A (en) Earthing module
AU3193797A (en) Block copolymer
AU4382896A (en) Acetylimidazobenzodiazepines
AU6326496A (en) Unified power block
AU1772697A (en) Novel retinoids
AU5108596A (en) Morphine-3-esters
AU1294897A (en) Power line audio system
AU6298496A (en) Fitting
AU5013796A (en) Wireclamp
AU6914196A (en) Gatable level-pulling circuit
AU5107096A (en) Haemodialyser
AU7194496A (en) Antioxidant
AU4569496A (en) Tetralinyl- and indanyl-ethylamides
AU4831396A (en) Pyrazolotetracyclines
AU2161897A (en) Helicopter-airplane