AU550540B2 - Method for controlling buffer memory in data processing apparatus - Google Patents

Method for controlling buffer memory in data processing apparatus

Info

Publication number
AU550540B2
AU550540B2 AU35921/84A AU3592184A AU550540B2 AU 550540 B2 AU550540 B2 AU 550540B2 AU 35921/84 A AU35921/84 A AU 35921/84A AU 3592184 A AU3592184 A AU 3592184A AU 550540 B2 AU550540 B2 AU 550540B2
Authority
AU
Australia
Prior art keywords
processing apparatus
data processing
buffer memory
controlling buffer
controlling
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
AU35921/84A
Other versions
AU3592184A (en
Inventor
Satoru Koga
Tsutomu Tanaka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP58226335A external-priority patent/JPS60118951A/en
Priority claimed from JP58231105A external-priority patent/JPS60123944A/en
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of AU3592184A publication Critical patent/AU3592184A/en
Application granted granted Critical
Publication of AU550540B2 publication Critical patent/AU550540B2/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0855—Overlapped cache accessing, e.g. pipeline
    • G06F12/0859—Overlapped cache accessing, e.g. pipeline with reload from main memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Debugging And Monitoring (AREA)
AU35921/84A 1983-11-30 1984-11-27 Method for controlling buffer memory in data processing apparatus Ceased AU550540B2 (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP58226335A JPS60118951A (en) 1983-11-30 1983-11-30 Buffer memory control system in information processor
JP58-226335 1983-11-30
JP58231105A JPS60123944A (en) 1983-12-07 1983-12-07 Buffer memory controlling system of information processor
JP58-231105 1983-12-07

Publications (2)

Publication Number Publication Date
AU3592184A AU3592184A (en) 1985-06-06
AU550540B2 true AU550540B2 (en) 1986-03-27

Family

ID=26527130

Family Applications (1)

Application Number Title Priority Date Filing Date
AU35921/84A Ceased AU550540B2 (en) 1983-11-30 1984-11-27 Method for controlling buffer memory in data processing apparatus

Country Status (8)

Country Link
US (2) US4924425A (en)
EP (1) EP0144268B1 (en)
KR (1) KR900000480B1 (en)
AU (1) AU550540B2 (en)
BR (1) BR8406089A (en)
CA (1) CA1228678A (en)
DE (1) DE3486276T2 (en)
ES (1) ES8606688A1 (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4912631A (en) * 1987-12-16 1990-03-27 Intel Corporation Burst mode cache with wrap-around fill
JPH0760411B2 (en) * 1989-05-23 1995-06-28 株式会社日立製作所 Buffer storage controller
JPH035851A (en) * 1989-06-01 1991-01-11 Fujitsu Ltd Buffer storage device
JPH0740247B2 (en) * 1989-06-20 1995-05-01 松下電器産業株式会社 Cache memory device
US5224214A (en) * 1990-04-12 1993-06-29 Digital Equipment Corp. BuIffet for gathering write requests and resolving read conflicts by matching read and write requests
US5682480A (en) * 1994-08-15 1997-10-28 Hitachi, Ltd. Parallel computer system for performing barrier synchronization by transferring the synchronization packet through a path which bypasses the packet buffer in response to an interrupt
US5845145A (en) * 1995-12-21 1998-12-01 Apple Computer, Inc. System for generating and sending a critical-world-first data response packet by creating response packet having data ordered in the order best matching the desired order
EP0834812A1 (en) 1996-09-30 1998-04-08 Cummins Engine Company, Inc. A method for accessing flash memory and an automotive electronic control system
JP4404190B2 (en) * 2003-07-24 2010-01-27 ソニー株式会社 Electronic device, authentication usage information update method
US10261790B2 (en) * 2016-03-31 2019-04-16 Intel Corporation Memory copy instructions, processors, methods, and systems

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3705388A (en) * 1969-08-12 1972-12-05 Kogyo Gijutsuin Memory control system which enables access requests during block transfer
JPS5323052B2 (en) * 1973-09-11 1978-07-12
GB2016752B (en) * 1978-03-16 1982-03-10 Ibm Data processing apparatus
US4317168A (en) * 1979-11-23 1982-02-23 International Business Machines Corporation Cache organization enabling concurrent line castout and line fetch transfers with main storage
US4399506A (en) * 1980-10-06 1983-08-16 International Business Machines Corporation Store-in-cache processor means for clearing main storage
JPS57105879A (en) * 1980-12-23 1982-07-01 Hitachi Ltd Control system for storage device
US4410946A (en) * 1981-06-15 1983-10-18 International Business Machines Corporation Cache extension to processor local storage
JPS6053349B2 (en) * 1981-06-19 1985-11-25 株式会社日立製作所 image processing processor
JPS58133696A (en) * 1982-02-03 1983-08-09 Hitachi Ltd Storage control system
US4586133A (en) * 1983-04-05 1986-04-29 Burroughs Corporation Multilevel controller for a cache memory interface in a multiprocessing system
US4616341A (en) * 1983-06-30 1986-10-07 International Business Machines Corporation Directory memory system having simultaneous write and comparison data bypass capabilities

Also Published As

Publication number Publication date
DE3486276T2 (en) 1994-05-19
US4779193A (en) 1988-10-18
US4924425A (en) 1990-05-08
EP0144268B1 (en) 1994-02-16
BR8406089A (en) 1985-09-24
KR900000480B1 (en) 1990-01-30
AU3592184A (en) 1985-06-06
EP0144268A3 (en) 1987-10-14
CA1228678A (en) 1987-10-27
EP0144268A2 (en) 1985-06-12
DE3486276D1 (en) 1994-03-24
ES8606688A1 (en) 1986-04-01
ES538096A0 (en) 1986-04-01

Similar Documents

Publication Publication Date Title
AU7842787A (en) Method and apparatus for deriving position related data
EP0150813A3 (en) Method and device for voice controlled data/image processing
DE3379689D1 (en) Method of controlling distributed data processing operations in a data processing system
JPS57201931A (en) Data processing apparatus and method
EP0148504A3 (en) Method and apparatus for sputtering
EP0162786A3 (en) Methods for processing sonic data
AU545944B2 (en) Vector data processing system for indirect address instructions
DE3379556D1 (en) Data processing apparatus for virtual memory system
GB2131660B (en) Data processing method
DE3479931D1 (en) Data processing apparatus
GB8406518D0 (en) Servo system in data reading apparatus
GB2149262B (en) Processing image data in image reproduction system
EP0306713A3 (en) Method for data processing
GB8403835D0 (en) Data processing apparatus
EP0116366A3 (en) Method for controlling storage of data sets in memory unit
AU550540B2 (en) Method for controlling buffer memory in data processing apparatus
AU568905B2 (en) Data processing apparatus
EP0168827A3 (en) Data processing method and apparatus
DE3479455D1 (en) Data processing interface apparatus
AU3637684A (en) Method of and apparatus for providing object data by machine vision
DE3479926D1 (en) Adaptive apparatus and method for control
DE3377821D1 (en) Apparatus and method for buffering data in a data processing system
AU2950984A (en) Computer controlled contour inspection method
AU1471488A (en) Method and apparatus for determining available memory size
EP0141753A3 (en) Adjustable buffer for data communications in data processing system