AU505596B2 - Method and means for storing and accessing information ina shared access multiprogrammed data processing system - Google Patents
Method and means for storing and accessing information ina shared access multiprogrammed data processing systemInfo
- Publication number
- AU505596B2 AU505596B2 AU79949/75A AU7994975A AU505596B2 AU 505596 B2 AU505596 B2 AU 505596B2 AU 79949/75 A AU79949/75 A AU 79949/75A AU 7994975 A AU7994975 A AU 7994975A AU 505596 B2 AU505596 B2 AU 505596B2
- Authority
- AU
- Australia
- Prior art keywords
- storing
- data processing
- processing system
- accessing information
- shared access
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/14—Protection against unauthorised use of memory or access to memory
- G06F12/1458—Protection against unauthorised use of memory or access to memory by checking the subject access rights
- G06F12/1483—Protection against unauthorised use of memory or access to memory by checking the subject access rights using an access-table, e.g. matrix or list
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
- G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
- G06F12/1036—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] for multiple virtual address spaces, e.g. segmentation
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Computer Security & Cryptography (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US46214474A | 1974-04-18 | 1974-04-18 | |
USUS462,144 | 1974-04-18 |
Publications (2)
Publication Number | Publication Date |
---|---|
AU7994975A AU7994975A (en) | 1976-10-14 |
AU505596B2 true AU505596B2 (en) | 1979-11-29 |
Family
ID=23835317
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AU79949/75A Expired AU505596B2 (en) | 1974-04-18 | 1975-04-08 | Method and means for storing and accessing information ina shared access multiprogrammed data processing system |
Country Status (6)
Country | Link |
---|---|
JP (1) | JPS5818708B2 (ja) |
AU (1) | AU505596B2 (ja) |
DE (1) | DE2516050A1 (ja) |
FR (1) | FR2268302B3 (ja) |
GB (1) | GB1498116A (ja) |
HK (1) | HK36880A (ja) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
AU506710B2 (en) * | 1974-10-21 | 1980-01-24 | Honeywell Information Systems Incorp. | Method of accessing priviledged memory in a multiprogrammed data processing system |
US4079453A (en) * | 1976-08-20 | 1978-03-14 | Honeywell Information Systems Inc. | Method and apparatus to test address formulation in an advanced computer system |
GB2127994B (en) * | 1982-09-29 | 1987-01-21 | Apple Computer | Memory management unit for digital computer |
US4926316A (en) * | 1982-09-29 | 1990-05-15 | Apple Computer, Inc. | Memory management unit with overlapping control for accessing main memory of a digital computer |
US4545016A (en) * | 1983-01-07 | 1985-10-01 | Tandy Corporation | Memory management system |
US4972338A (en) * | 1985-06-13 | 1990-11-20 | Intel Corporation | Memory management for microprocessor system |
US5075845A (en) * | 1989-12-22 | 1991-12-24 | Intel Corporation | Type management and control in an object oriented memory protection mechanism |
US7707385B2 (en) * | 2004-12-14 | 2010-04-27 | Sony Computer Entertainment Inc. | Methods and apparatus for address translation from an external device to a memory of a processor |
CN115083463B (zh) * | 2022-08-23 | 2022-11-08 | 旋智电子科技(上海)有限公司 | 用于控制存储器访问权限的方法、电子系统和存储介质 |
-
1975
- 1975-04-07 GB GB14201/75A patent/GB1498116A/en not_active Expired
- 1975-04-08 AU AU79949/75A patent/AU505596B2/en not_active Expired
- 1975-04-12 DE DE19752516050 patent/DE2516050A1/de not_active Ceased
- 1975-04-17 FR FR7512035A patent/FR2268302B3/fr not_active Expired
- 1975-04-18 JP JP50047334A patent/JPS5818708B2/ja not_active Expired
-
1980
- 1980-07-10 HK HK368/80A patent/HK36880A/xx unknown
Also Published As
Publication number | Publication date |
---|---|
FR2268302B3 (ja) | 1978-10-06 |
JPS5818708B2 (ja) | 1983-04-14 |
AU7994975A (en) | 1976-10-14 |
DE2516050A1 (de) | 1975-11-06 |
FR2268302A1 (ja) | 1975-11-14 |
JPS50146229A (ja) | 1975-11-22 |
GB1498116A (en) | 1978-01-18 |
HK36880A (en) | 1980-07-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS52133729A (en) | Parallel data processing storage and access system | |
CA1026010A (en) | Buffered virtual storage and data processing system | |
CA957779A (en) | Bus transport system for selection information and data | |
CA1019841A (en) | Secondary storage facility for data processing systems | |
CA971280A (en) | Statistical and environmental data logging system for data processing storage subsystem | |
CA1023056A (en) | Cache memory store in a processor of a data processing system | |
JPS53118322A (en) | Shared page control system for virtual storage data processing system | |
JPS52125241A (en) | Memory configuration used for digital data processing system | |
JPS5528197A (en) | Device for combining data processing system with magnetic data memory subsystem | |
CA986232A (en) | Data processing system memory relocation apparatus and method | |
JPS5494241A (en) | Data processing system having high speed buffer memory system having word preefetching function | |
AU516686B2 (en) | Console and data processing system | |
DE3072038D1 (en) | Data processing system utilizing hierarchical memory | |
CA1007757A (en) | Data processing system and method therefor | |
CA926515A (en) | Method of protecting data in a multiprocessor computer system | |
AU3148271A (en) | Data processing system and reader therefor | |
AU505596B2 (en) | Method and means for storing and accessing information ina shared access multiprogrammed data processing system | |
GB2065938B (en) | Data processing apparatus with direct memory access | |
CA1035463A (en) | Interleaved main storage and data processing system | |
DE2966397D1 (en) | Memory information access time reduction device for an information processing system | |
AU505235B2 (en) | Multiprocessor data processing system peripheral equipment access units | |
CA1023478A (en) | Data processing interface system | |
CA985789A (en) | Method and means for reducing the amount of address translation in a virtual memory data processing system | |
AU506710B2 (en) | Method of accessing priviledged memory in a multiprogrammed data processing system | |
JPS51120632A (en) | Memory operation for data processing system |