AU4989600A - Method for design verification of hardware and non-hardware systems - Google Patents
Method for design verification of hardware and non-hardware systemsInfo
- Publication number
- AU4989600A AU4989600A AU49896/00A AU4989600A AU4989600A AU 4989600 A AU4989600 A AU 4989600A AU 49896/00 A AU49896/00 A AU 49896/00A AU 4989600 A AU4989600 A AU 4989600A AU 4989600 A AU4989600 A AU 4989600A
- Authority
- AU
- Australia
- Prior art keywords
- hardware
- design verification
- systems
- hardware systems
- verification
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/33—Design verification, e.g. functional simulation or model checking
- G06F30/3323—Design verification, e.g. functional simulation or model checking using formal methods, e.g. equivalence checking or property checking
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US30613699A | 1999-05-06 | 1999-05-06 | |
US09306136 | 1999-05-06 | ||
US09339091 | 1999-06-23 | ||
US09/339,091 US6131078A (en) | 1999-05-06 | 1999-06-23 | Method for design verification of hardware and non-hardware systems |
PCT/US2000/012384 WO2000068827A1 (en) | 1999-05-06 | 2000-05-05 | Method for design verification of hardware and non-hardware systems |
Publications (1)
Publication Number | Publication Date |
---|---|
AU4989600A true AU4989600A (en) | 2000-11-21 |
Family
ID=26974996
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AU49896/00A Abandoned AU4989600A (en) | 1999-05-06 | 2000-05-05 | Method for design verification of hardware and non-hardware systems |
Country Status (3)
Country | Link |
---|---|
US (1) | US6131078A (en) |
AU (1) | AU4989600A (en) |
WO (1) | WO2000068827A1 (en) |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6321186B1 (en) * | 1999-05-03 | 2001-11-20 | Motorola, Inc. | Method and apparatus for integrated circuit design verification |
US6415430B1 (en) * | 1999-07-01 | 2002-07-02 | Nec Usa, Inc. | Method and apparatus for SAT solver architecture with very low synthesis and layout overhead |
US6691078B1 (en) * | 1999-07-29 | 2004-02-10 | International Business Machines Corporation | Target design model behavior explorer |
US6725431B1 (en) | 2000-06-30 | 2004-04-20 | Intel Corporation | Lazy symbolic model checking |
US20050192789A1 (en) * | 2000-06-30 | 2005-09-01 | Jin Yang | Methods for formal verification on a symbolic lattice domain |
US7031896B1 (en) | 2000-06-30 | 2006-04-18 | Intel Corporation | Methods for performing generalized trajectory evaluation |
US6591400B1 (en) | 2000-09-29 | 2003-07-08 | Intel Corporation | Symbolic variable reduction |
US6643827B1 (en) * | 2000-09-30 | 2003-11-04 | Intel Corporation | Symbolic model checking with dynamic model pruning |
US6857117B2 (en) * | 2002-01-31 | 2005-02-15 | Cadence Design Systems, Inc. | Method and apparatus for producing a circuit description of a design |
US7058910B2 (en) | 2002-06-27 | 2006-06-06 | The United States Of America As Represented By The Secretary Of The Navy | Invariant checking method and apparatus using binary decision diagrams in combination with constraint solvers |
US7788556B2 (en) * | 2002-11-13 | 2010-08-31 | Fujitsu Limited | System and method for evaluating an erroneous state associated with a target circuit |
US7107553B2 (en) * | 2003-08-18 | 2006-09-12 | Synopsys, Inc. | Method and apparatus for solving constraints |
US7225417B2 (en) * | 2003-09-26 | 2007-05-29 | Carnegie Mellon University | Method and system to verify a circuit design by verifying consistency between two different language representations of a circuit design |
US7418680B2 (en) * | 2004-02-05 | 2008-08-26 | Carnegie Mellon University | Method and system to check correspondence between different representations of a circuit |
US20050278153A1 (en) * | 2004-05-25 | 2005-12-15 | Roy Armoni | Detecting vacuously satisfield specifications in model checking |
US20060058989A1 (en) * | 2004-09-13 | 2006-03-16 | International Business Machines Corporation | Symbolic model checking of generally asynchronous hardware |
US7322016B2 (en) * | 2005-01-11 | 2008-01-22 | International Business Machines Corporation | Impact checking technique |
US7249333B2 (en) * | 2005-01-18 | 2007-07-24 | Microsoft Corporation | Quantified boolean formula (QBF) solver |
US7480602B2 (en) * | 2005-01-20 | 2009-01-20 | The Fanfare Group, Inc. | System verification test using a behavior model |
US7343573B2 (en) * | 2005-06-02 | 2008-03-11 | International Business Machines Corporation | Method and system for enhanced verification through binary decision diagram-based target decomposition |
DE502005010558D1 (en) * | 2005-09-15 | 2010-12-30 | Onespin Solutions Gmbh | Method for determining the quality of a set of properties, usable for verification and for the specification of circuits |
US20080127009A1 (en) * | 2006-11-03 | 2008-05-29 | Andreas Veneris | Method, system and computer program for automated hardware design debugging |
EP2983156B1 (en) * | 2014-08-06 | 2019-07-24 | Secure-IC SAS | System and method for circuit protection |
CN110851344B (en) * | 2019-09-17 | 2023-09-08 | 恒生电子股份有限公司 | Big data testing method and device based on complexity of calculation formula and electronic equipment |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5243538B1 (en) * | 1989-08-09 | 1995-11-07 | Hitachi Ltd | Comparison and verification system for logic circuits and method thereof |
US5359537A (en) * | 1990-05-14 | 1994-10-25 | Vlsi Technology, Inc. | Automatic synthesis of integrated circuits employing controlled input dependency during a decomposition process |
JP3175322B2 (en) * | 1992-08-20 | 2001-06-11 | 株式会社日立製作所 | Automatic logic generation method |
US5465216A (en) * | 1993-06-02 | 1995-11-07 | Intel Corporation | Automatic design verification |
US5649165A (en) * | 1995-01-31 | 1997-07-15 | Fujitsu Limited | Topology-based computer-aided design system for digital circuits and method thereof |
US6026222A (en) * | 1997-12-23 | 2000-02-15 | Nec Usa, Inc. | System for combinational equivalence checking |
-
1999
- 1999-06-23 US US09/339,091 patent/US6131078A/en not_active Expired - Lifetime
-
2000
- 2000-05-05 WO PCT/US2000/012384 patent/WO2000068827A1/en active Application Filing
- 2000-05-05 AU AU49896/00A patent/AU4989600A/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
US6131078A (en) | 2000-10-10 |
WO2000068827A9 (en) | 2002-08-29 |
WO2000068827A1 (en) | 2000-11-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU4989600A (en) | Method for design verification of hardware and non-hardware systems | |
AU7331700A (en) | Software rehosting system and method | |
AU5334500A (en) | Method and system for preventing the unauthorized use of software | |
AU2001229638A1 (en) | System and method for verification of identity | |
AU6144400A (en) | Gas detection system and method | |
AU4818201A (en) | Method and system for secure access | |
AU4197200A (en) | System and method for dimensioning objects | |
AU5333700A (en) | Software authorization system and method | |
AU6629400A (en) | Authentication system and method | |
AU1450601A (en) | Transaction system and method therefor | |
AU1940701A (en) | Methods and systems for market clearance | |
AU2001253403A1 (en) | Computer-based interpretation and location system | |
AU6771500A (en) | System and method for administering electronic promotions | |
AU5074601A (en) | Combustion control method and system | |
AU6107600A (en) | System and method for computer security | |
AU2913701A (en) | System and method for facilitating selection of benefits | |
AU2001257572A1 (en) | Method and system for account activation | |
AU2617399A (en) | Interception method and system | |
WO2001050316A8 (en) | Methods and systems for finding value and reducing risk | |
AU6774400A (en) | System and method for ambient noise response | |
AU2039601A (en) | Rapid deployment countermeasure system and method | |
AU2578301A (en) | Mounting system and method | |
AU3235700A (en) | Refueling method and system | |
AU2001279589A1 (en) | Method and system of securing data and systems | |
AU2002237711A1 (en) | System and method for the delivery of information |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MK6 | Application lapsed section 142(2)(f)/reg. 8.3(3) - pct applic. not entering national phase |