AU4793290A - Common bus control method - Google Patents

Common bus control method

Info

Publication number
AU4793290A
AU4793290A AU47932/90A AU4793290A AU4793290A AU 4793290 A AU4793290 A AU 4793290A AU 47932/90 A AU47932/90 A AU 47932/90A AU 4793290 A AU4793290 A AU 4793290A AU 4793290 A AU4793290 A AU 4793290A
Authority
AU
Australia
Prior art keywords
control method
common bus
bus control
common
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
AU47932/90A
Other versions
AU620197B2 (en
Inventor
Isao Hisada
Takashi Kondo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of AU4793290A publication Critical patent/AU4793290A/en
Application granted granted Critical
Publication of AU620197B2 publication Critical patent/AU620197B2/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G06F13/372—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a time-dependent priority, e.g. individually loaded time counters or time slot
AU47932/90A 1989-01-13 1990-01-12 Common bus control method Ceased AU620197B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP618789 1989-01-13
JP1-6187 1989-01-13

Publications (2)

Publication Number Publication Date
AU4793290A true AU4793290A (en) 1990-07-19
AU620197B2 AU620197B2 (en) 1992-02-13

Family

ID=11631554

Family Applications (1)

Application Number Title Priority Date Filing Date
AU47932/90A Ceased AU620197B2 (en) 1989-01-13 1990-01-12 Common bus control method

Country Status (3)

Country Link
US (1) US5123100A (en)
AU (1) AU620197B2 (en)
CA (1) CA2007644C (en)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6751696B2 (en) 1990-04-18 2004-06-15 Rambus Inc. Memory device having a programmable register
IL96808A (en) * 1990-04-18 1996-03-31 Rambus Inc Integrated circuit i/o using a high performance bus interface
US6324120B2 (en) 1990-04-18 2001-11-27 Rambus Inc. Memory device having a variable data output length
CA2091093C (en) * 1992-03-06 1999-07-06 Peter C. Di Giulio Event driven communication network
US5418934A (en) * 1993-09-30 1995-05-23 Intel Corporation Synchronizing chained distributed digital chronometers by the use of an echo signal
US5502437A (en) * 1994-04-25 1996-03-26 Motorola, Inc. Receiver isolation scheme
US5923667A (en) * 1996-06-28 1999-07-13 International Business Machines Corporation System and method for creating N-times bandwidth from N separate physical lines
US6115769A (en) * 1996-06-28 2000-09-05 Lsi Logic Corporation Method and apparatus for providing precise circuit delays
US6294937B1 (en) 1999-05-25 2001-09-25 Lsi Logic Corporation Method and apparatus for self correcting parallel I/O circuitry
US6557066B1 (en) 1999-05-25 2003-04-29 Lsi Logic Corporation Method and apparatus for data dependent, dual level output driver
DE10324001A1 (en) * 2003-05-27 2004-12-30 Bohr, Ingo, Dipl.-Ing. (FH) Transfer function or maximum lead length increasing method in bus systems for data exchange in projectile steering systems
FR2950174B1 (en) * 2009-09-16 2011-11-18 Sierra Wireless Inc DEVICE FOR SYNCHRONIZING A SLAVE NODE TO SYNCHRONIZE IN A DATA TRANSMISSION CYCLE OF A COMMUNICATION BUS AND CORRESPONDING ELECTRONIC SYSTEM.
CN102843266A (en) * 2011-06-22 2012-12-26 比亚迪股份有限公司 CAN network data transmitting method
JP6176162B2 (en) * 2014-03-19 2017-08-09 株式会社デンソー Data processing device

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5463634A (en) * 1977-10-03 1979-05-22 Nec Corp Bus controller
JPS5597625A (en) * 1979-01-17 1980-07-25 Fanuc Ltd Bus connection system
US4229792A (en) * 1979-04-09 1980-10-21 Honeywell Inc. Bus allocation synchronization system
US4373183A (en) * 1980-08-20 1983-02-08 Ibm Corporation Bus interface units sharing a common bus using distributed control for allocation of the bus
IT1129371B (en) * 1980-11-06 1986-06-04 Cselt Centro Studi Lab Telecom MESSAGE SWITCH WITH STRUCTURE DISTRIBUTED ON A CHANNEL WITH RANDOM ACCESS FOR INTERVIEW WITH MESSAGES BETWEEN PROCESSING UNITS
US4562533A (en) * 1981-12-03 1985-12-31 Ncr Corporation Data communications system to system adapter
SE430740B (en) * 1982-04-26 1983-12-05 Ellemtel Utvecklings Ab DEVICE FOR SYNCHRONIZING THE TRANSFER OF INFORMATION ON A UNIQUE BUS
JPS59149447A (en) * 1983-02-17 1984-08-27 Nec Corp Frame synchronization system
US4660169A (en) * 1983-07-05 1987-04-21 International Business Machines Corporation Access control to a shared resource in an asynchronous system
DE3374238D1 (en) * 1983-07-08 1987-12-03 Ibm A synchronisation mechanism for a multiprocessing system
US4661905A (en) * 1983-09-22 1987-04-28 Digital Equipment Corporation Bus-control mechanism
US4669056A (en) * 1984-07-31 1987-05-26 International Business Machines Corporation Data processing system with a plurality of processors accessing a common bus to interleaved storage
JPS6262697A (en) * 1985-09-13 1987-03-19 Toshiba Corp Data transmission control system

Also Published As

Publication number Publication date
US5123100A (en) 1992-06-16
AU620197B2 (en) 1992-02-13
CA2007644C (en) 1996-09-10
CA2007644A1 (en) 1990-07-13

Similar Documents

Publication Publication Date Title
AU7788191A (en) Computer control system
AU5512890A (en) Automated drinkmaker system
AU6654690A (en) Temperature control system
AU3121089A (en) Process control system
AU2802689A (en) Programmable control system
AU624236B2 (en) Ignition control system
AU6800590A (en) Suspension control system
AU4209085A (en) Complex control system
AU620197B2 (en) Common bus control method
GB8907580D0 (en) Control system
AU5856190A (en) Variety control
AU4112189A (en) Master-slave-type control system
AU630200B2 (en) Sedimentation control process
AU3169289A (en) Operation control system
AU5912090A (en) Method for controlling macroinvertebrates utilizing decylthioethylamine
AU5972190A (en) Halogen-exchange process
AU563255B2 (en) Control system
GB8917929D0 (en) Control system
AU612067B2 (en) Servo circuit control system
AU7041891A (en) Automatic house-circuit control system
AU8069787A (en) Insect-proofing method
HU9201044D0 (en) Method for controlling anti-blockage system
AU6272790A (en) Selective addressing system
AU5847990A (en) Acoustic-ceiling system
AU623822B2 (en) Bus control system

Legal Events

Date Code Title Description
MK14 Patent ceased section 143(a) (annual fees not paid) or expired