AU2192501A - Modification of integrated circuits - Google Patents

Modification of integrated circuits

Info

Publication number
AU2192501A
AU2192501A AU21925/01A AU2192501A AU2192501A AU 2192501 A AU2192501 A AU 2192501A AU 21925/01 A AU21925/01 A AU 21925/01A AU 2192501 A AU2192501 A AU 2192501A AU 2192501 A AU2192501 A AU 2192501A
Authority
AU
Australia
Prior art keywords
modification
integrated circuits
circuits
integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU21925/01A
Inventor
Timothy James Regan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of AU2192501A publication Critical patent/AU2192501A/en
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0207—Geometrical layout of the components, e.g. computer aided design; custom LSI, semi-custom LSI, standard cell technique
AU21925/01A 1999-12-08 2000-12-08 Modification of integrated circuits Abandoned AU2192501A (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
GB9929084 1999-12-08
GBGB9929084.3A GB9929084D0 (en) 1999-12-08 1999-12-08 Modification of integrated circuits
PCT/GB2000/004712 WO2001042994A2 (en) 1999-12-08 2000-12-08 Modification of integrated circuits

Publications (1)

Publication Number Publication Date
AU2192501A true AU2192501A (en) 2001-06-18

Family

ID=10865978

Family Applications (1)

Application Number Title Priority Date Filing Date
AU21925/01A Abandoned AU2192501A (en) 1999-12-08 2000-12-08 Modification of integrated circuits

Country Status (6)

Country Link
US (1) US7039881B2 (en)
EP (1) EP1236131A2 (en)
JP (1) JP2003516588A (en)
AU (1) AU2192501A (en)
GB (1) GB9929084D0 (en)
WO (1) WO2001042994A2 (en)

Families Citing this family (106)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7039892B2 (en) * 2001-07-24 2006-05-02 Hewlett-Packard Development Company, L.P. Systems and methods for ensuring correct connectivity between circuit designs
US6938234B1 (en) * 2002-01-22 2005-08-30 Cadence Design Systems, Inc. Method and apparatus for defining vias
US6782514B2 (en) * 2002-01-24 2004-08-24 Zenasis Technologies, Inc. Context-sensitive constraint driven uniquification and characterization of standard cells
US6880133B2 (en) * 2002-05-15 2005-04-12 Sonics, Inc. Method and apparatus for optimizing distributed multiplexed bus interconnects
US6883156B1 (en) * 2002-05-31 2005-04-19 Mips Technologies, Inc. Apparatus and method for relative position annotation of standard cell components to facilitate datapath design
US6904575B2 (en) * 2002-06-11 2005-06-07 International Business Machines Corporation Method for improving chip yields in the presence of via flaring
US6892363B2 (en) * 2002-07-23 2005-05-10 Sun Microsystems, Inc. Correction of width violations of dummy geometries
US6983431B2 (en) * 2003-05-09 2006-01-03 Synopsys, Inc. Simultaneous placement of large and small cells in an electronic circuit
US20040267977A1 (en) * 2003-06-30 2004-12-30 Mysore Sriram Topology based replacement routing of signal paths
US7484193B2 (en) * 2003-08-28 2009-01-27 Sun Microsystems, Inc. Method and software for predicting the timing delay of a circuit path using two different timing models
US7028276B2 (en) * 2003-09-10 2006-04-11 Lsi Logic Corporation First time silicon and proto test cell notification
JP2005092389A (en) * 2003-09-16 2005-04-07 Renesas Technology Corp Automatic placement and routing apparatus and automatic placement and routing method
US7448012B1 (en) 2004-04-21 2008-11-04 Qi-De Qian Methods and system for improving integrated circuit layout
US7089143B2 (en) 2004-04-29 2006-08-08 International Business Machines Corporation Method and system for evaluating timing in an integrated circuit
JP4275032B2 (en) * 2004-08-18 2009-06-10 富士通マイクロエレクトロニクス株式会社 Circuit board design method
EP1805794A4 (en) * 2004-10-13 2009-10-28 Semiconductor Energy Lab Semiconductor integrated circuit and designing method of the same, and electronic apparatus using the same
US7363601B2 (en) * 2004-10-15 2008-04-22 International Business Machines Corporation Integrated circuit selective scaling
US7302651B2 (en) * 2004-10-29 2007-11-27 International Business Machines Corporation Technology migration for integrated circuits with radical design restrictions
JP4610313B2 (en) * 2004-11-29 2011-01-12 富士通セミコンダクター株式会社 Semiconductor integrated circuit design method
US7340697B2 (en) * 2004-12-22 2008-03-04 Agere Systems Inc. Integrated computer-aided circuit design kit facilitating verification of designs across different process technologies
JP2006228954A (en) * 2005-02-17 2006-08-31 Matsushita Electric Ind Co Ltd Semiconductor device and method of designing layout thereof
US7299444B1 (en) * 2005-03-31 2007-11-20 Altera Corporation Interface for pin swap information
JP4674164B2 (en) * 2006-01-11 2011-04-20 富士通セミコンダクター株式会社 Layout method, CAD apparatus, program, and storage medium
US7676772B1 (en) * 2006-07-13 2010-03-09 Tela Innovations, Inc. Layout description having enhanced fill annotation
US20080072205A1 (en) * 2006-09-18 2008-03-20 Harris Edward B Method and apparatus for designing a logic circuit using one or more circuit elements having a substantially continuous range of values
US7584440B2 (en) * 2006-10-12 2009-09-01 Cadence Design Systems, Inc. Method and system for tuning a circuit
US8024695B2 (en) * 2008-02-05 2011-09-20 Nangate A/S Optimization of integrated circuit design and library
US8056025B1 (en) * 2008-02-21 2011-11-08 Altera Corporation Integration of open space/dummy metal at CAD for physical debug of new silicon
US8060843B2 (en) * 2008-06-18 2011-11-15 Taiwan Semiconductor Manufacturing Company, Ltd. Verification of 3D integrated circuits
US9672315B2 (en) * 2009-08-05 2017-06-06 Taiwan Semiconductor Manufacturing Company, Ltd. Optimization for circuit migration
US8375349B2 (en) * 2009-09-02 2013-02-12 Taiwan Semiconductor Manufacturing Company, Ltd. Method for constant power density scaling
CN102014539B (en) * 2009-09-08 2013-08-21 群康科技(深圳)有限公司 Backlight control circuit
US8273617B2 (en) 2009-09-30 2012-09-25 Suvolta, Inc. Electronic devices and systems, and methods for making and using the same
US8421162B2 (en) 2009-09-30 2013-04-16 Suvolta, Inc. Advanced transistors with punch through suppression
US8530286B2 (en) 2010-04-12 2013-09-10 Suvolta, Inc. Low power semiconductor transistor structure and method of fabrication thereof
US8569128B2 (en) 2010-06-21 2013-10-29 Suvolta, Inc. Semiconductor structure and method of fabrication thereof with mixed metal types
US8759872B2 (en) 2010-06-22 2014-06-24 Suvolta, Inc. Transistor with threshold voltage set notch and method of fabrication thereof
JP5589783B2 (en) * 2010-11-09 2014-09-17 富士通株式会社 Design program, design apparatus and design method
US8404551B2 (en) 2010-12-03 2013-03-26 Suvolta, Inc. Source/drain extension control for advanced transistors
US8461875B1 (en) 2011-02-18 2013-06-11 Suvolta, Inc. Digital circuits having improved transistors, and methods therefor
US8742464B2 (en) 2011-03-03 2014-06-03 Synopsys, Inc. Power routing in standard cells
US8525271B2 (en) 2011-03-03 2013-09-03 Suvolta, Inc. Semiconductor structure with improved channel stack and method for fabrication thereof
US20120233576A1 (en) * 2011-03-09 2012-09-13 International Business Machines Corporation Schematic-based layout migration
US8612914B2 (en) * 2011-03-23 2013-12-17 Synopsys, Inc. Pin routing in standard cells
US8400219B2 (en) 2011-03-24 2013-03-19 Suvolta, Inc. Analog circuits having improved transistors, and methods therefor
US8748270B1 (en) 2011-03-30 2014-06-10 Suvolta, Inc. Process for manufacturing an improved analog transistor
US8796048B1 (en) 2011-05-11 2014-08-05 Suvolta, Inc. Monitoring and measurement of thin film layers
US8999861B1 (en) 2011-05-11 2015-04-07 Suvolta, Inc. Semiconductor structure with substitutional boron and method for fabrication thereof
US8811068B1 (en) 2011-05-13 2014-08-19 Suvolta, Inc. Integrated circuit devices and methods
US8569156B1 (en) 2011-05-16 2013-10-29 Suvolta, Inc. Reducing or eliminating pre-amorphization in transistor manufacture
US8735987B1 (en) 2011-06-06 2014-05-27 Suvolta, Inc. CMOS gate stack structures and processes
US8995204B2 (en) 2011-06-23 2015-03-31 Suvolta, Inc. Circuit devices and methods having adjustable transistor body bias
US8629016B1 (en) 2011-07-26 2014-01-14 Suvolta, Inc. Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer
US8748986B1 (en) 2011-08-05 2014-06-10 Suvolta, Inc. Electronic device with controlled threshold voltage
KR101891373B1 (en) 2011-08-05 2018-08-24 엠아이이 후지쯔 세미컨덕터 리미티드 Semiconductor devices having fin structures and fabrication methods thereof
US8645878B1 (en) 2011-08-23 2014-02-04 Suvolta, Inc. Porting a circuit design from a first semiconductor process to a second semiconductor process
US8614128B1 (en) 2011-08-23 2013-12-24 Suvolta, Inc. CMOS structures and processes based on selective thinning
US8713511B1 (en) 2011-09-16 2014-04-29 Suvolta, Inc. Tools and methods for yield-aware semiconductor manufacturing process target generation
US9236466B1 (en) 2011-10-07 2016-01-12 Mie Fujitsu Semiconductor Limited Analog circuits having improved insulated gate transistors, and methods therefor
JP5903843B2 (en) * 2011-11-15 2016-04-13 富士通株式会社 Circuit component migration apparatus, circuit component migration program, and circuit component migration method
US8621408B2 (en) * 2011-12-02 2013-12-31 Synopsys, Inc. Progressive circuit evaluation for circuit optimization
US8895327B1 (en) 2011-12-09 2014-11-25 Suvolta, Inc. Tipless transistors, short-tip transistors, and methods and circuits therefor
US8819603B1 (en) 2011-12-15 2014-08-26 Suvolta, Inc. Memory circuits and methods of making and designing the same
US8883600B1 (en) 2011-12-22 2014-11-11 Suvolta, Inc. Transistor having reduced junction leakage and methods of forming thereof
US8599623B1 (en) 2011-12-23 2013-12-03 Suvolta, Inc. Circuits and methods for measuring circuit elements in an integrated circuit device
US8877619B1 (en) 2012-01-23 2014-11-04 Suvolta, Inc. Process for manufacture of integrated circuits with different channel doping transistor architectures and devices therefrom
US8970289B1 (en) 2012-01-23 2015-03-03 Suvolta, Inc. Circuits and devices for generating bi-directional body bias voltages, and methods therefor
US9093550B1 (en) 2012-01-31 2015-07-28 Mie Fujitsu Semiconductor Limited Integrated circuits having a plurality of high-K metal gate FETs with various combinations of channel foundation structure and gate stack structure and methods of making same
US9406567B1 (en) 2012-02-28 2016-08-02 Mie Fujitsu Semiconductor Limited Method for fabricating multiple transistor devices on a substrate with varying threshold voltages
US8863064B1 (en) 2012-03-23 2014-10-14 Suvolta, Inc. SRAM cell layout structure and devices therefrom
US9003349B1 (en) 2013-06-28 2015-04-07 Cadence Design Systems, Inc. Methods, systems, and articles of manufacture for implementing a physical electronic design with area-bounded tracks
US9251299B1 (en) 2013-06-28 2016-02-02 Cadence Design Systems, Inc. Methods, systems, and articles of manufacture for associating track patterns with rules for electronic designs
US9117052B1 (en) * 2012-04-12 2015-08-25 Cadence Design Systems, Inc. Methods, systems, and articles of manufacture for interactively implementing physical electronic designs with track patterns
US8984465B1 (en) 2013-06-28 2015-03-17 Cadence Design Systems, Inc. Methods, systems, and articles of manufacture for automatically assigning track patterns to regions for physical implementation of an electronic design
US9299698B2 (en) 2012-06-27 2016-03-29 Mie Fujitsu Semiconductor Limited Semiconductor structure with multiple transistors having various threshold voltages
US8627247B1 (en) * 2012-07-11 2014-01-07 International Business Machines Corporation Systems and methods for fixing pin mismatch in layout migration
US9104830B1 (en) 2013-06-28 2015-08-11 Cadence Design Systems, Inc. Methods, systems, and articles of manufacture for assigning track patterns to regions of an electronic design
US9213793B1 (en) 2012-08-31 2015-12-15 Cadence Design Systems, Inc. Methods, systems, and articles of manufacture for implementing electronic designs using flexible routing tracks
US8637955B1 (en) 2012-08-31 2014-01-28 Suvolta, Inc. Semiconductor structure with reduced junction leakage and method of fabrication thereof
US9112057B1 (en) 2012-09-18 2015-08-18 Mie Fujitsu Semiconductor Limited Semiconductor devices with dopant migration suppression and method of fabrication thereof
US9041126B2 (en) 2012-09-21 2015-05-26 Mie Fujitsu Semiconductor Limited Deeply depleted MOS transistors having a screening layer and methods thereof
CN104854698A (en) 2012-10-31 2015-08-19 三重富士通半导体有限责任公司 Dram-type device with low variation transistor peripheral circuits, and related methods
US8816754B1 (en) 2012-11-02 2014-08-26 Suvolta, Inc. Body bias circuits and methods
US9093997B1 (en) 2012-11-15 2015-07-28 Mie Fujitsu Semiconductor Limited Slew based process and bias monitors and related methods
US9070477B1 (en) 2012-12-12 2015-06-30 Mie Fujitsu Semiconductor Limited Bit interleaved low voltage static random access memory (SRAM) and related methods
US9112484B1 (en) 2012-12-20 2015-08-18 Mie Fujitsu Semiconductor Limited Integrated circuit process and bias monitors and related methods
US9268885B1 (en) 2013-02-28 2016-02-23 Mie Fujitsu Semiconductor Limited Integrated circuit device methods and models with predicted device metric variations
US8930863B2 (en) 2013-03-14 2015-01-06 Atrenta, Inc. System and method for altering circuit design hierarchy to optimize routing and power distribution using initial RTL-level circuit description netlist
US9299801B1 (en) 2013-03-14 2016-03-29 Mie Fujitsu Semiconductor Limited Method for fabricating a transistor device with a tuned dopant profile
US9478571B1 (en) 2013-05-24 2016-10-25 Mie Fujitsu Semiconductor Limited Buried channel deeply depleted channel transistor
US9165103B1 (en) 2013-06-28 2015-10-20 Cadence Design Systems, Inc. Methods, systems, and articles of manufacture for tessellating and labeling routing space for routing electronic designs
US9710006B2 (en) 2014-07-25 2017-07-18 Mie Fujitsu Semiconductor Limited Power up body bias circuits and methods
US9319013B2 (en) 2014-08-19 2016-04-19 Mie Fujitsu Semiconductor Limited Operational amplifier input offset correction with transistor threshold voltage adjustment
US9946829B2 (en) * 2015-02-09 2018-04-17 Mediatek Inc. Methods for redistributing cell densities in layout area of IC
US9773772B2 (en) 2015-04-09 2017-09-26 Samsung Electronics Co., Ltd. Semiconductor device and method of fabricating the same
KR102321605B1 (en) 2015-04-09 2021-11-08 삼성전자주식회사 Method for designing layout of semiconductor device and method for manufacturing semiconductor device using the same
US9698056B2 (en) 2015-04-09 2017-07-04 Samsung Electronics., Ltd. Method for designing layout of semiconductor device and method for manufacturing semiconductor device using the same
US9690896B2 (en) 2015-04-09 2017-06-27 Samsung Electronics Co., Ltd. Method for manufacturing a semiconductor device and semiconductor device manufactured by the same
US10204920B2 (en) 2015-04-09 2019-02-12 Samsung Electronics Co., Ltd. Semiconductor device including polygon-shaped standard cell
CN106203460A (en) 2015-05-05 2016-12-07 杜比实验室特许公司 Training signal processes model for the part replacement in signal processing system
US10162925B2 (en) 2015-09-18 2018-12-25 Taiwan Semiconductor Manufacturing Co., Ltd. Cell layout of semiconductor device
WO2017151681A1 (en) * 2016-02-29 2017-09-08 Synopsys, Inc. Creating and reusing customizable structured interconnects
US10936778B2 (en) * 2016-03-28 2021-03-02 Motivo, Inc. And optimization of physical cell placement
DE102017127276A1 (en) * 2017-08-30 2019-02-28 Taiwan Semiconductor Manufacturing Co., Ltd. STANDARD CELLS AND ADAPTATIONS FROM THEREOF WITHIN A STANDARD CELL LIBRARY
US10878157B2 (en) * 2017-11-15 2020-12-29 Taiwan Semiconductor Manufacturing Company, Ltd. Variant cell height integrated circuit design
CN108846160B (en) * 2018-05-03 2023-03-10 上海华虹宏力半导体制造有限公司 Standard cell library circuit design method

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4703435A (en) * 1984-07-16 1987-10-27 International Business Machines Corporation Logic Synthesizer
US5018074A (en) * 1988-11-04 1991-05-21 United Technologies Corporation Method of making gate array masks
JP2739013B2 (en) * 1992-09-01 1998-04-08 三菱電機株式会社 Logic synthesizer
US5682320A (en) * 1994-06-03 1997-10-28 Synopsys, Inc. Method for electronic memory management during estimation of average power consumption of an electronic circuit
US5822214A (en) * 1994-11-02 1998-10-13 Lsi Logic Corporation CAD for hexagonal architecture
CA2175276A1 (en) * 1995-05-09 1996-11-10 Patrick Yin Method and system for allowing an integrated circuit to be portably generated from one manufacturing process to another
US5751596A (en) * 1995-07-27 1998-05-12 Vlsi Technology, Inc. Automated system and method for identifying critical timing paths in integrated circuit layouts for use with automated circuit layout system
US5867395A (en) * 1996-06-19 1999-02-02 Lsi Logic Corporation Gate netlist to register transfer level conversion tool
US5987086A (en) * 1996-11-01 1999-11-16 Motorola Inc. Automatic layout standard cell routing
US5936868A (en) * 1997-03-06 1999-08-10 Harris Corporation Method for converting an integrated circuit design for an upgraded process
US6018623A (en) * 1997-10-10 2000-01-25 Hewlett-Packard Company Method and system for determining statistically based worst-case on-chip interconnect delay and crosstalk
US6446239B1 (en) * 1998-03-10 2002-09-03 Monterey Design Systems, Inc. Method and apparatus for optimizing electronic design

Also Published As

Publication number Publication date
EP1236131A2 (en) 2002-09-04
WO2001042994A3 (en) 2002-06-13
WO2001042994A2 (en) 2001-06-14
GB9929084D0 (en) 2000-02-02
US7039881B2 (en) 2006-05-02
JP2003516588A (en) 2003-05-13
US20030084418A1 (en) 2003-05-01

Similar Documents

Publication Publication Date Title
AU2192501A (en) Modification of integrated circuits
AU2001236895A1 (en) Integrated circuit
AU1949301A (en) Packaging of integrated circuits and vertical integration
AU2001245714A1 (en) Integrated optical circuits
AU3213600A (en) Functionally symmetric integrated circuit die
AU3007700A (en) Filter structures for integrated circuit interfaces
AU5543600A (en) Method of modifying an integrated circuit
EP1220450B8 (en) Semiconductor integrated circuit
AU2934699A (en) Demoludator circuits
GB0009913D0 (en) Integrated circuits
AU3793099A (en) Functional verification of integrated circuit designs
AU6800100A (en) Alpha regions
AU6785600A (en) Manufacture of an integrated circuit isolation structure
EP1041715B8 (en) Electronic component
AU6349000A (en) High-density packaging of integrated circuits
AU2460100A (en) Masking agent
AU7104900A (en) Method for integration of integrated circuit devices
AU3175900A (en) Tampon
AU5911200A (en) Circuit
AU6486900A (en) Modulator and integrated circuit
SG109431A1 (en) Xy stage
EP1218407A4 (en) Uses of kappa-conotoxin pviia
AU2002212440A1 (en) Fabrication of integrated circuit
IL138058A0 (en) Integrated circuits
PL352409A1 (en) Derivatives of 1-trifluorometyl-4-hydroxy-7-piperidinyl-aminomethylochromane

Legal Events

Date Code Title Description
MK6 Application lapsed section 142(2)(f)/reg. 8.3(3) - pct applic. not entering national phase