AU2021900495A0 - A digital phase-locked loop with fast output frequency digital control - Google Patents

A digital phase-locked loop with fast output frequency digital control

Info

Publication number
AU2021900495A0
AU2021900495A0 AU2021900495A AU2021900495A AU2021900495A0 AU 2021900495 A0 AU2021900495 A0 AU 2021900495A0 AU 2021900495 A AU2021900495 A AU 2021900495A AU 2021900495 A AU2021900495 A AU 2021900495A AU 2021900495 A0 AU2021900495 A0 AU 2021900495A0
Authority
AU
Australia
Prior art keywords
locked loop
output frequency
fast output
digital
digital control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
AU2021900495A
Inventor
Yingbo Zhu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Morse Micro Pty Ltd
Original Assignee
Morse Micro Pty Ltd
Filing date
Publication date
Application filed by Morse Micro Pty Ltd filed Critical Morse Micro Pty Ltd
Publication of AU2021900495A0 publication Critical patent/AU2021900495A0/en
Priority to US17/678,319 priority Critical patent/US11791829B2/en
Pending legal-status Critical Current

Links

AU2021900495A 2021-02-24 2021-02-24 A digital phase-locked loop with fast output frequency digital control Pending AU2021900495A0 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US17/678,319 US11791829B2 (en) 2021-02-24 2022-02-23 Digital phase-locked loop with fast output frequency digital control

Publications (1)

Publication Number Publication Date
AU2021900495A0 true AU2021900495A0 (en) 2021-03-11

Family

ID=

Similar Documents

Publication Publication Date Title
EP3567725A4 (en) Numerically-controlled oscillator and all-digital frequency-locked loop and phase-locked loop based on numerically-controlled oscillator
CN104796140B8 (en) Digital phase-locked loop DPLL, the method for controlling DPLL and the ultra low power transceiver using DPLL
TW200713828A (en) Delay locked loop circuit
GB0906418D0 (en) Digital phase-locked loop architecture
EP3001567B1 (en) Phase tracker for a phase locked loop
WO2012021511A3 (en) High-speed frequency divider and phase locked loop using same
EP1874549A4 (en) Pixel clock generator, pulse modulator, and image forming apparatus
TW200735537A (en) Phase-locked loop circuit, delay-locked loop circuit and method of tuning output frequencies of the same
WO2012151313A3 (en) Apparatus and method to hold pll output frequency when input clock is lost
TW200635233A (en) A linear phase-locked loop with dual tuning elements
WO2013060854A3 (en) Split varactor array with improved matching and varactor switching scheme
WO2008078512A1 (en) Pll circuit, and disk device
EP3119000B1 (en) All digital phase locked loop
JP2010273187A5 (en) PLL circuit
EP3980933A4 (en) Digital identifier for a document
EP3823545A4 (en) Antenna placement for a digital set screw
AU2021900495A0 (en) A digital phase-locked loop with fast output frequency digital control
EP3035535A1 (en) ADPLL with a TDC having a reduced DTC range
WO2004054107A3 (en) Phase-locking loop with a modulator
WO2006081096A3 (en) Digital transmit phase trimming
EP3761511A4 (en) Frequency multiplier, digital phase lock loop circuit and frequency multiplying method
EP3895319A4 (en) Phase-locked loop (pll) with direct feedforward circuit
EP4140201A4 (en) Open loop wake-up radio based on transmitter fingerprinting
US10483989B2 (en) Phase-locked loop, phase-locking method, and communication unit
EP3761509A4 (en) Phase-locked loop circuit