AU2008221582B2

AU2008221582B2 - An improved digital multifunction relay

Info

Publication number: AU2008221582B2
Application number: AU2008221582A
Authority: AU
Inventors: Fabio Gatelli
Original assignee: ABB Schweiz AG
Current assignee: ABB Schweiz AG
Priority date: 1999-12-16
Filing date: 2008-09-19
Publication date: 2011-07-21
Anticipated expiration: 2020-10-25
Also published as: AU2005200055A1; AU2008221582A1

Abstract

A digital multifunction relay, for controlling one or more protection devices of a power distribution network from fault events, which comprises a digital signal processor for executing a set of processing activities for regulating the operating 5 state of said protection devices. The digital signal processor comprises a first computerized means for calculating the run-time computational load related to said digital signal processor and a second computerized means for reducing said run-time computational load, if said run-time computational load exceeds a predefined threshold. ==I. -- 2/2 - - - - - - - -

Description

AUSTRALIA Patents Act 1990 COMPLETE SPECIFICATION Standard Patent Applicant(s): ABB T & D TECHNOLOGY LTD Invention Title: AN IMPROVED DIGITAL MULTIFUNCTION RELAY The following statement is a full description of this invention, including the best method for performing it known to me/us: P48395.AU.2 PatSot Fling Appcation 2005-9-t9.doc (M) AN IMPROVED DIGITAL MULTIFUNCTION RELAY This patent application is a divisional application of Australian patent application 5 2005200055 and the entire disclosure of that application is incorporated herein by reference. DESCRIPTION The present invention relates to a digital multifunction relay having improved characteristics. Digital multifunction relays are well known in the state of the art. 10 They are generally used, in a power distribution network, for controlling the operation of protection devices that have the aim of protecting the power distribution network from fault events (for example tripping devices or disconnectors or the like, particularly in the voltage range from 1 KV to 35 KV). Digital multifunction relays can control the operating state of these protection devices and can host many different 15 protection functions, that can be software objects consisting generally of a processing stage and of a state machine stage. Digital multifunction relays generally comprise a digital signal processor (DSP), which is generally connected to an analog/digital (A/D) converter. The A/D converter receives signals from sensors positioned on the power distribution network. These 20 sensors measure some predefined power distribution quantities (for example current and/or voltage). The DSP receives, from the A/D converter, sampled values of these predefined quantities and processes the sampled values, in order to obtain some calculated values. The calculated values are used for detecting the presence of a fault event. Based on the calculated values, the DSP generates signals for regulating, the 25 operating state of the protection devices, by means of the mentioned protection functions. For example, the DSP can perform mathematical calculations, such as FFT (Fast Fourier Transform) algorithms, or determine other quantities such as the transmitted electric power or the equivalent resistance of a branch of the power distribution network. 30 All these described processing activities, performed by the DSP, are commonly defined as "foreground processing activity". It is known that all the foreground processing activity must be executed in a period of time, which elapses between the acquisition of two consecutive sample values (hereinafter defined as "sampling period"). Referring to figure la, the two instants of acquisition of the la sampled values 8 are indicated with TA and Tc, while the sampling period is indicated with Ts. The period of time for executing the foreground processing is indicated with TF. After having completed the entire foreground processing, the DSP is kept in a state of idle, for the period of time (TI), remaining before the 5 instant Tc. This processing activity can be run by the DSP in cooperation with a microcontroller. It is also known that the DSP must accomplish other processing tasks. For example, it must run some non-periodic tasks that are, for example, needed for D regulating the acquisition of the sampled values or for generating signals for controlling the mentioned protection devices. This kind of processing activities is generally called "background processing activity". Also this processing activity can be run in cooperation with a microcontroller. In this case, the DSP must also handle the communication with the microcontroller. Digital multifunction relays of the state of the art are characterized by some drawbacks. These non periodic processing tasks are generally performed by means of interrupt routines that are characterized by a high level of priority. This fact means that each time a background processing activity (TB) is run, an interruption of the foreground processing activity is provoked. As illustrated in figure lb, the foreground activity is therefore delayed and the period of time, in which the DSP is kept in an idle state (T 1 ), is reduced. This fact corresponds to an increase of the run-time computational load related to the DSP. The more the period T, is reduced, the more the run-time computational load is increased. If T, is equal to zero, the total computational load is equal to the 100%. The run-time computational load can be higher than 100%, for example, due to the fact that a large amount of background activity is executed. In this way, the foreground 2 processing cannot be completed before the instant Te (Figure I c) and the start of the processing of the next samples is delayed by some amount. If the delay is too high, a sample value can be overwritten, before being processed. This fact means that some sampled values might be lost, with consequent imprecision of the performed calculations and possible wrong operation of the protection functions (i.e. wrong start of protection functions or, at worst, wrong control signals sent to the protection devices). Some solutions of the state of the art, has tried to overcome this problem measuring the average amount of processing activity run by the DSP. This measure is generally executed "a priori", therefore in a static mode, or using an external microcontroller. The average amount of processing activity can give an indication whether the overload condition is a frequent event or not. In the first case, the used DSP could be changed with a more powerful one. In the second case, the overload condition can be sustained, because it is related to a limited period of time. Unfortunately, this kind of approach is not very useful in practice. No regulation of the computational load is carried out run-time. Moreover, this approach can be expensive and not very flexible, if new functions are requested to the digital multifunction relay. Further, bearing a condition of overload could bring to the failure of the digital multifunction relay. In fact, even if the DSP comes back to normal load conditions, during the period of overload dangerous computational errors can be made. This fact can bring to undesired operations of the controlled protection devices. In one aspect, the present invention provides a digital multifunction relay, for controlling one or more protection devices in a power distribution network, comprising at least a digital signal processor for executing a set of processing activities for regulating the operating state of said protection devices. The digital multifunction relay comprising: 3 2724960I (GHMatter) P46395.AU.2 - a first computerised means for calculating a run-time computational load related to said digital signal processor; and - a second computerised means for reducing said run-time computational load, if said run-time computational load exceeds a predefined threshold. It should be noticed that the digital multifunction relay, according to the present invention, minimises run-time computational overload. In fact, the presence of the first computerised means allows easily detecting a condition of run-time computational overload. The calculation of the computational load is performed run-time, which means for every sampling period elapsing between two instants of acquisition of the sampled values. This fact allows operating an immediate 4 2724960_1 (GHManlers) P40395.AU.2 correction of the run-time computational load. This is feasible by virtue of the presence of the second computerized means, which allows reducing immediately the run-time computational load of the digital signal processor. So, conditions of overload are easily avoided and a run-time regulation of the run-time 5 computational load can easily be performed. Further characteristics and advantages of the invention shall emerge more clearly from the description of preferred but not exclusive embodiments of the digital multifunction relay according to the present invention, illustrated purely by way of example and without limitation in the attached drawings, in which: 10 Figure 1 is a diagram, which illustrates some possible operating conditions for a digital signal processor comprised in a conventional digital multifunction relay; Figure 2 is a diagram, which illustrates a digital multifunction relay, according to the present invention. Referring now to figure 2, a schematic view of the digital multifunction relay, 5 according to the present invention, is presented. The digital multifunction relay according to the present invention, 1 comprises a digital signal processor (DSP) 2 for executing a set of processing activities for regulating, by means of the generation of the control signals 6, the operating state of the protection devices 5. The protection devices 5 may comprise, for example, tripping devices or j disconnectors or the like. In particular, the DSP 2 can cooperate with a microcontroller 3 that can exchange information (reference arrow 4) for executing a set of processing activities that can comprise both the foreground and the background processing activity, described above. 5 The DSP 2 receives (reference arrow 7) from an analog/digital converter 6 sampled values 8, suitable to be digitally processed, related to analog signals 9 indicative of physical quantities measured on the power distribution network. 5 The signals 9 are measured, for example, by means of one or more sensors 10, placed on the power distribution network (not illustrated). The digital multifunction relay 1 comprises first computerized means 1D for calculating the run-time computational load related to the DSP 2. 5 Referring back to figure 1, the first computerized means 11 comprise, in a preferred embodiment, a counter, which calculates the duration of the period Ti, in which the DSP 2 is kept in an idle state. This solution is particularly advantageous because it allows calculating easily the total amount of run-time computational load, which affects the DSP. As described above, the total 10 amount of computational load is given by adding the amount due to the foreground processing activity and to the amount due to the background processing activity. So, the measure of the period T, is indicative of the total amount of the run-time computational load. The less is TI, the more is the computational load, which affects the DSP 2. It should be noticed that the [5 mentioned calculations, thanks to the described solution, can be easily performed for every sampling period Ts, which lasts between the instants of acquisition of a first (instant TA) and a second (instant Tc) sampled value 8. Referring again to figure 2, the digital multifunction relay 1 comprises second computerized means 12 for reducing the run-time computational load of the DSP 0 2, if said run-time computational load exceeds a predefined threshold. In a preferred embodiment, which will be described better hereinafter, the second computerized means 12 can reduce the run-time computational load of the DSP 2 by means of reducing the computational load due to the foreground processing activity of the DSP 2. 5 This solution is particularly advantageous because it allows reducing a processing activity, which is deterministic. So, if this processing activity is reduced of a certain quote, the total run-time computational load will be reduced of the same quote. In this way, the maximum level of effectiveness is provided. 6 Advantageously, second computerized means 12 can comprise a logical selector (not illustrated) for selecting a first set of algorithms 13 or a second set of algorithms 14 for executing the mentioned foreground processing activity.'The sets of algorithms 13 and 14 affect advantageously the DSP 2 with different run 5 time computational loads. In particular, the second set of algorithms 14 may affect the DSP with a lower computational load with respect of the first set of algorithm 13. Advantageously, the mentioned logical selector selects the first predefined set of algorithms for executing the foreground processing activity, if the run-time 10 computational load does not exceed a predefined threshold. In this case, the DSP is running in normal conditions, so that the first set of algorithms 13 can be used, even if they are "heavy" to be executed. Preferably, the algorithms 13 are constructed in such a way to ensure the maximum level of accuracy for the DSP processing. As known to those skilled in the art, they can require complicated 5 operations for the sake of accuracy. On the other end, if the run-time computational load exceeds the mentioned predefined threshold, the logical selector selects the second predefined set of algorithms 14. In this case the DSP is running in overload conditions, so that the computational load must be reduced immediately. This can be easily obtained j forcing the DSP, by means of the logical selector, to execute "lighter" algorithms, like those comprised in set 14. Obviously, the algorithms of set 14 cannot ensure the same level of accuracy as the algorithms of set 13. This is not to be considered a problem because the algorithms of set 14 are used only for the period of time, in which an overload condition is present. For this reason, it is i not difficult to use algorithms that provide, for a short period of time, a safe level of accuracy. This fact ensures that, even if the DSP does not run at the maximum level of accuracy it prevents, in any case, the hosted protection functions related to the controlled protection devices 5 from failure. 7 Advantageously the set 14 can comprise algorithms that are based on iterative incremental calculations. In this way, as known to those skilled in the art, many complex operations can easily be avoided. In a further preferred embodiments, the first computerised means 11 comprise a logical analyser block for evaluating the computational load, due to the foreground processing activity, which affects the DSP 2 in a subsequent sample period of time. For example, referring again to figure 1, it can be considered a predefined period of time, which elapses between the instant of acquisition of the second sample value 8 (Tc) and a third sampled value 8 (not illustrated). In this case, the mentioned logical selector can select, internally to set 14, different kinds of "light" algorithms, so as to regulate with more accuracy the level of reduction of the computational load. In this way, an "a priori" regulation of the run-time computational load of the DSP can be easily executed. It has been proven, in practice, that the digital multifunction relay, according to the present invention, allows achieving all the intended aim and objects. In particular, it allows obtaining serious improvements of the performances of the hosted protection functions related to the controlled protection devices 5, in terms of flexibility and reliability, at the same levels of cost. The digital multifunction relay, according to the present invention, thus conceived is capable of numerous modifications and variants that are all within the inventive concept. Moreover, all the details can be substituted by technically equivalent elements. In the claims which follow and in the preceding description of the invention, except where the context requires otherwise due to express language or necessary implication, the word "comprise" or variations such as "comprises" or "comprising" is used in an inclusive sense, i.e. to specify the presence of the stated features but not to preclude the presence or addition of further features in various embodiments of the invention. 8 2724960.l (GHMatters) P48395.AU.2

Claims

1. A digital multifunction relay, for controlling one or more protection devices of a power distribution network from fault events, comprising at least a digital signal processor for executing a set of processing activities for regulating the operating state of said protection devices, said digital multifunction relay comprising: - first computerized means for calculating a run-time computational load related to said digital signal processor; and - second computerized means for reducing said run-time computational load, if said run-time computational load exceeds a predefined threshold.

2. A digital multifunction relay, according to claim 1, wherein said digital signal processor cooperates with a microcontroller for executing said set of processing activities for regulating the operating state of said protection devices.

3. A digital multifunction relay, according to claim 1, wherein said digital signal processor is connected to first means for converting analog signals into sampled values, suitable to be digitally processed, said analog signals being indicative of physical quantities measured on said power distribution network.

4. A digital multifunction relay, according to claim 1, wherein said digital signal processor performs a foreground processing activity, said foreground processing activity being related to the activities of: - acquiring and processing said sampled values, in order to obtain predefined calculated values suitable for the control of said protection devices; and/or 9 2724960 1 (GHMallers) P46395.AU.2 - generating control signals for regulating the operating state of said protection devices.

5. A digital multifunction relay, according to claim 1, wherein said digital signal processor performs a background processing activity, said background processing activity being related to the activities of: - performing non-periodic processing tasks.

6. A digital multifunction relay, according to claim 1, wherein said first computerized means calculates the run-time computational load of said digital signal processor in a predefined period of time elapsing between the instants of acquisition of a first sampled value and a second sampled value.

7. A digital multifunction relay, according to claim 6, wherein said first computerized means calculates said run-time computational load by calculating a total run-time computational load due to said foreground and said background activity, respectively.

8. A digital multifunction relay, according to claim 6 or 7, wherein said first computerized means comprises a counterfor calculating, in said predefined period of time, the period of time, in which said digital signal processor is not affected by any computational load.

9. A digital multifunction relay according to claim 5, wherein said first computerized means comprises a logical analyzer for evaluating the computational load, due to said foreground processing activity, which affects said digital signal processor in a predefined subsequent period of time, elapsing between the instant of acquisition of said second sampled value and the instant of acquisition of a third sampled value. 10 2724960_1 (GHMatters) P46395.AU.2

10.A digital multifunction relay, according to claim 1, wherein said second computerized means reduces said run-time computational load by reducing the run-time computational load due to said foreground processing activity.

11. A digital multifunction relay, according to claim 10, wherein said second computerized means comprises a logical selector for selecting a first set of algorithms or a second set of algorithms for executing said foreground processing activity, said first and second sets of algorithms affecting said digital signal processor with different computational load.

12. A digital multifunction relay, according to claim 11, wherein said second set of algorithm affects said digital signal processor with a lower computational load with respect of said first set of algorithm.

13. A digital multifunction relay, according to claim 11 or 12, wherein said logical selector selects: - said first predefined set of algorithms for executing said foreground processing activity, if said run-time computational load does not exceed a predefined threshold; or - said second predefined set of algorithms for executing said foreground processing activity, if said run-time computational load exceeds said predefined threshold.

14. A digital multifunction relay, according to claim 11, wherein said logical selector selects, in said second predefined set of algorithms, different kinds of algorithms depending on the evaluation of the computational load, due to said foreground processing activity, which affects said digital signal processor in the predefined subsequent period of time, elapsing between the 11

2724960. (GHMatters) P46395 AU.2 instant of acquisition of said second sampled value and the instant of acquisition of a third sampled value.

15. A digital multifunction relay, according to claim 11, wherein said second predefined set of algorithms comprise algorithms that are based on iterative incremental calculations.

16. A power distribution network comprising one or more protection devices, for protecting said power distribution network from fault events, comprising one or more digital multifunction relays, according to any one of the previous claims, for controlling said protection devices.

17. A digital multifunction relay substantially as herein described with reference to the accompanying drawings.

18. A power distribution network substantially as herein described with reference to the accompanying drawings. 12 27249e0_1 (GHMalters) P48395.AU.2