AU2003282511A1 - Method and apparatus for thread-based memory access in a multithreaded processor - Google Patents
Method and apparatus for thread-based memory access in a multithreaded processorInfo
- Publication number
- AU2003282511A1 AU2003282511A1 AU2003282511A AU2003282511A AU2003282511A1 AU 2003282511 A1 AU2003282511 A1 AU 2003282511A1 AU 2003282511 A AU2003282511 A AU 2003282511A AU 2003282511 A AU2003282511 A AU 2003282511A AU 2003282511 A1 AU2003282511 A1 AU 2003282511A1
- Authority
- AU
- Australia
- Prior art keywords
- thread
- memory access
- based memory
- multithreaded processor
- multithreaded
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
- G06F12/0842—Multiuser, multiprocessor or multiprocessing cache systems for multiprocessing or multitasking
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
- G06F12/0846—Cache with multiple tag or data arrays being simultaneously accessible
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
- G06F9/342—Extension of operand address space
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3824—Operand accessing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
- G06F9/3851—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution from multiple instruction streams, e.g. multistreaming
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Multimedia (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Power Sources (AREA)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/269,247 US6925643B2 (en) | 2002-10-11 | 2002-10-11 | Method and apparatus for thread-based memory access in a multithreaded processor |
US10/269,247 | 2002-10-11 | ||
PCT/US2003/031961 WO2004034218A2 (en) | 2002-10-11 | 2003-10-09 | Method and apparatus for thread-based memory access in a multithreaded processor |
Publications (2)
Publication Number | Publication Date |
---|---|
AU2003282511A8 AU2003282511A8 (en) | 2004-05-04 |
AU2003282511A1 true AU2003282511A1 (en) | 2004-05-04 |
Family
ID=32068735
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AU2003282511A Abandoned AU2003282511A1 (en) | 2002-10-11 | 2003-10-09 | Method and apparatus for thread-based memory access in a multithreaded processor |
Country Status (9)
Country | Link |
---|---|
US (1) | US6925643B2 (en) |
EP (1) | EP1550032B1 (en) |
JP (1) | JP2006502507A (en) |
KR (1) | KR100980536B1 (en) |
CN (1) | CN1332303C (en) |
AU (1) | AU2003282511A1 (en) |
ES (1) | ES2758623T3 (en) |
HU (1) | HUE046355T2 (en) |
WO (1) | WO2004034218A2 (en) |
Families Citing this family (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100591755B1 (en) * | 2003-07-22 | 2006-06-22 | 삼성전자주식회사 | Apparatus and method for processing multiple threads simultaneously |
US20050102494A1 (en) * | 2003-11-12 | 2005-05-12 | Grochowski Edward T. | Method and apparatus for register stack implementation using micro-operations |
US7797363B2 (en) * | 2004-04-07 | 2010-09-14 | Sandbridge Technologies, Inc. | Processor having parallel vector multiply and reduce operations with sequential semantics |
US7475222B2 (en) * | 2004-04-07 | 2009-01-06 | Sandbridge Technologies, Inc. | Multi-threaded processor having compound instruction and operation formats |
US8074051B2 (en) * | 2004-04-07 | 2011-12-06 | Aspen Acquisition Corporation | Multithreaded processor with multiple concurrent pipelines per thread |
US7280428B2 (en) | 2004-09-30 | 2007-10-09 | Rambus Inc. | Multi-column addressing mode memory system including an integrated circuit memory device |
US7797728B2 (en) * | 2004-10-27 | 2010-09-14 | Intel Corporation | Mechanism to generate restricted and unrestricted execution environments |
TW200625097A (en) * | 2004-11-17 | 2006-07-16 | Sandbridge Technologies Inc | Data file storing multiple date types with controlled data access |
US8595459B2 (en) | 2004-11-29 | 2013-11-26 | Rambus Inc. | Micro-threaded memory |
US20060136681A1 (en) * | 2004-12-21 | 2006-06-22 | Sanjeev Jain | Method and apparatus to support multiple memory banks with a memory block |
WO2007014261A2 (en) * | 2005-07-25 | 2007-02-01 | Sysair, Inc. | Cellular pc modem architecture and method of operation |
WO2007033203A2 (en) | 2005-09-13 | 2007-03-22 | Freescale Semiconductor Inc. | Multi-threaded processor architecture |
KR101305490B1 (en) * | 2005-10-01 | 2013-09-06 | 삼성전자주식회사 | The method and apparatus for mapping memory |
US7788468B1 (en) | 2005-12-15 | 2010-08-31 | Nvidia Corporation | Synchronization of threads in a cooperative thread array |
US7861060B1 (en) * | 2005-12-15 | 2010-12-28 | Nvidia Corporation | Parallel data processing systems and methods using cooperative thread arrays and thread identifier values to determine processing behavior |
US7584342B1 (en) * | 2005-12-15 | 2009-09-01 | Nvidia Corporation | Parallel data processing systems and methods using cooperative thread arrays and SIMD instruction issue |
US20070260841A1 (en) | 2006-05-02 | 2007-11-08 | Hampel Craig E | Memory module with reduced access granularity |
JP5076418B2 (en) * | 2006-09-19 | 2012-11-21 | ソニー株式会社 | Shared memory device |
US8819099B2 (en) * | 2006-09-26 | 2014-08-26 | Qualcomm Incorporated | Software implementation of matrix inversion in a wireless communication system |
US9110726B2 (en) * | 2006-11-10 | 2015-08-18 | Qualcomm Incorporated | Method and system for parallelization of pipelined computations |
US7596668B2 (en) * | 2007-02-20 | 2009-09-29 | International Business Machines Corporation | Method, system and program product for associating threads within non-related processes based on memory paging behaviors |
EP2210171A1 (en) * | 2007-11-05 | 2010-07-28 | Sandbridge Technologies, Inc. | Method of encoding register instruction fields |
EP2250539A1 (en) * | 2008-01-30 | 2010-11-17 | Sandbridge Technologies, Inc. | Method for enabling multi-processor synchronization |
KR20100133964A (en) * | 2008-03-13 | 2010-12-22 | 아스펜 액퀴지션 코포레이션 | Method for achieving power savings by disabling a valid array |
JP2011530744A (en) | 2008-08-06 | 2011-12-22 | アスペン・アクイジション・コーポレーション | Stoppable and restartable DMA engine |
CN101739242B (en) * | 2009-11-27 | 2013-07-31 | 深圳中微电科技有限公司 | Stream data processing method and stream processor |
CN102141905B (en) * | 2010-01-29 | 2015-02-25 | 上海芯豪微电子有限公司 | Processor system structure |
US9268719B2 (en) | 2011-08-05 | 2016-02-23 | Rambus Inc. | Memory signal buffers and modules supporting variable access granularity |
GB2519813B (en) | 2013-10-31 | 2016-03-30 | Silicon Tailor Ltd | Pipelined configurable processor |
US9436501B2 (en) * | 2014-08-26 | 2016-09-06 | International Business Machines Corporation | Thread-based cache content saving for task switching |
CN104461961B (en) * | 2014-11-20 | 2018-02-27 | 上海宝存信息科技有限公司 | The flash memory device and flash memory control method of a kind of Multi-core |
CN114968358A (en) * | 2020-10-21 | 2022-08-30 | 上海壁仞智能科技有限公司 | Apparatus and method for configuring cooperative thread bundle in vector computing system |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0553158B1 (en) * | 1990-10-19 | 1994-12-28 | Cray Research, Inc. | A scalable parallel vector computer system |
US6128720A (en) | 1994-12-29 | 2000-10-03 | International Business Machines Corporation | Distributed processing array with component processors performing customized interpretation of instructions |
US5682491A (en) | 1994-12-29 | 1997-10-28 | International Business Machines Corporation | Selective processing and routing of results among processors controlled by decoding instructions using mask value derived from instruction tag and processor identifier |
US5649135A (en) | 1995-01-17 | 1997-07-15 | International Business Machines Corporation | Parallel processing system and method using surrogate instructions |
US5659785A (en) | 1995-02-10 | 1997-08-19 | International Business Machines Corporation | Array processor communication architecture with broadcast processor instructions |
GB2311882B (en) * | 1996-04-04 | 2000-08-09 | Videologic Ltd | A data processing management system |
US6317872B1 (en) * | 1997-07-11 | 2001-11-13 | Rockwell Collins, Inc. | Real time processor optimized for executing JAVA programs |
US6263404B1 (en) * | 1997-11-21 | 2001-07-17 | International Business Machines Corporation | Accessing data from a multiple entry fully associative cache buffer in a multithread data processing system |
US6079010A (en) | 1998-03-31 | 2000-06-20 | Lucent Technologies Inc. | Multiple machine view execution in a computer system |
US6317821B1 (en) | 1998-05-18 | 2001-11-13 | Lucent Technologies Inc. | Virtual single-cycle execution in pipelined processors |
US6269425B1 (en) * | 1998-08-20 | 2001-07-31 | International Business Machines Corporation | Accessing data from a multiple entry fully associative cache buffer in a multithread data processing system |
US6260189B1 (en) | 1998-09-14 | 2001-07-10 | Lucent Technologies Inc. | Compiler-controlled dynamic instruction dispatch in pipelined processors |
US6256725B1 (en) | 1998-12-04 | 2001-07-03 | Agere Systems Guardian Corp. | Shared datapath processor utilizing stack-based and register-based storage spaces |
US6341338B1 (en) * | 1999-02-04 | 2002-01-22 | Sun Microsystems, Inc. | Protocol for coordinating the distribution of shared memory |
US6230251B1 (en) | 1999-03-22 | 2001-05-08 | Agere Systems Guardian Corp. | File replication methods and apparatus for reducing port pressure in a clustered processor |
US6282585B1 (en) | 1999-03-22 | 2001-08-28 | Agere Systems Guardian Corp. | Cooperative interconnection for reducing port pressure in clustered microprocessors |
US6269437B1 (en) | 1999-03-22 | 2001-07-31 | Agere Systems Guardian Corp. | Duplicator interconnection methods and apparatus for reducing port pressure in a clustered processor |
US6351808B1 (en) * | 1999-05-11 | 2002-02-26 | Sun Microsystems, Inc. | Vertically and horizontally threaded processor with multidimensional storage for storing thread data |
US20020103990A1 (en) * | 2001-02-01 | 2002-08-01 | Hanan Potash | Programmed load precession machine |
-
2002
- 2002-10-11 US US10/269,247 patent/US6925643B2/en not_active Expired - Lifetime
-
2003
- 2003-10-09 WO PCT/US2003/031961 patent/WO2004034218A2/en active Application Filing
- 2003-10-09 KR KR1020057005888A patent/KR100980536B1/en active IP Right Grant
- 2003-10-09 ES ES03774703T patent/ES2758623T3/en not_active Expired - Lifetime
- 2003-10-09 EP EP03774703.7A patent/EP1550032B1/en not_active Expired - Lifetime
- 2003-10-09 HU HUE03774703A patent/HUE046355T2/en unknown
- 2003-10-09 CN CNB2003801023335A patent/CN1332303C/en not_active Expired - Lifetime
- 2003-10-09 JP JP2004543571A patent/JP2006502507A/en not_active Withdrawn
- 2003-10-09 AU AU2003282511A patent/AU2003282511A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
EP1550032A2 (en) | 2005-07-06 |
AU2003282511A8 (en) | 2004-05-04 |
HUE046355T2 (en) | 2020-03-30 |
US6925643B2 (en) | 2005-08-02 |
US20040073772A1 (en) | 2004-04-15 |
EP1550032B1 (en) | 2019-09-11 |
KR20050046819A (en) | 2005-05-18 |
KR100980536B1 (en) | 2010-09-06 |
EP1550032A4 (en) | 2008-03-12 |
JP2006502507A (en) | 2006-01-19 |
CN1332303C (en) | 2007-08-15 |
ES2758623T3 (en) | 2020-05-06 |
WO2004034218A2 (en) | 2004-04-22 |
CN1708747A (en) | 2005-12-14 |
WO2004034218A3 (en) | 2004-06-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU2003282511A1 (en) | Method and apparatus for thread-based memory access in a multithreaded processor | |
GB2396930B (en) | Apparatus and method for managing access to a memory | |
AU2003282486A1 (en) | Method and apparatus for register file port reduction in a multithreaded processor | |
AU2003286131A8 (en) | Method and device for processing data | |
AU2003247866A1 (en) | Method and apparatus for reducing register file access times in pipelined processors | |
IL164495A0 (en) | System and method for semantics driven data processing | |
EP1496438A4 (en) | Information processing device, method, and program | |
EP1489525A4 (en) | Information processing apparatus and method | |
EP1524604A4 (en) | Information processing device, information processing method, and computer program | |
AU2003261077A1 (en) | Weighted processor selection apparatus and method for use in multiprocessor systems | |
EP1576445A3 (en) | Methods and apparatus for improved memory access | |
IL164607A0 (en) | Apparatus and method for modifying a kernel moduleto run on multiple kernel versions | |
EP1528476A4 (en) | Program, information processing method and device | |
EP1517229A4 (en) | Information processing device, information processing method, and information processing program | |
GB2402782B (en) | Method and apparatus for improved security in a data processor | |
EP1473636A4 (en) | Information processing device and method, and computer program | |
AU2003253159A1 (en) | Apparatus, method ,and compiler enabling processing of load immediate instructions in a very long instruction word processor | |
EP1574968A4 (en) | Information processing device, information processing method, and information processing program | |
AU2003234496A1 (en) | Method and apparatus for soft defect detection in a memory | |
AU2003223892A8 (en) | Method and device for data processing | |
AU2003272931A1 (en) | System development method and data processing system | |
EP1486873A4 (en) | Information processing apparatus and method | |
GB0207967D0 (en) | Data processing arrangement and method | |
EP1473897A4 (en) | Information processing device, information processing method, and computer program | |
GB0207969D0 (en) | Data processing arrangement and method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MK6 | Application lapsed section 142(2)(f)/reg. 8.3(3) - pct applic. not entering national phase |